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ABSTRACT 
LESSING, Marlon H. Analysis, design and implementation of single-stage high-
frequency-isolated DC-AC flyback converters. 2016. Thesis Master Degree in 
Electrical Engineering – Federal University of Technology of Paraná. Ponta Grossa, 
2016. 
ABSTRACT: This thesis proposes the analysis of two single-stage high-frequency-
isolated converters suited for grid-tied applications. Firstly, a new modulation strategy 
to the bidirectional flyback converter with differential output connection is introduced. 
This improved modulation provides better performance by reducing the RMS current 
values for every circuit element, thereby contributing to reduced conduction losses. 
The static analyses of the converter operating in both the original and the alternative 
switching strategies are presented. Dynamic analysis is also performed, providing the 
output-current-to-duty-cycle transfer function of the converter connected to a resistive 
load and coupled to an output voltage source. A 500 W, 20 kHz, 70 V input voltage 
and 127 VRMS output voltage prototype is presented and experimental results 
comparing the new modulation strategy to the original confirm the theoretical analyses 
and superior performance of the alternative switching strategy. A low THD output 
voltage is achieved for both switching strategies, operating in open loop and in 
continuous conduction mode. The second converter is an active-clamping flyback 
converter suitable to be used as a microinverter in renewable energy applications. The 
main features of the topology are the relatively low component count, high-frequency 
isolation, voltage step-up capability and zero voltage switching. The active clamping 
allows to recover most of the energy stored in the flyback inductors’ leakage inductance 
and thus an improvement on the system efficiency is achieved. The static analysis for 
CCM operation is provided. In addition, an output-current-to-duty-cycle transfer 
function for a resistive load connected to the output of the converter is presented. Two 
switching frequencies of 100 kHz and 50 kHz were tested in a prototype built for 500 
W, 70 V input voltage and 127 VRMS output voltage. 
Keywords: Flyback converter. Soft-switching. Single-stage. Differential output 
connection. High-frequency-isolated.  
  
RESUMO 
LESSING, Marlon H. Análise, projeto e implementação de conversores flyback 
DC-AC de estágio único isolados em alta frequência. 2016. Dissertação 
Mestrado em Engenharia Elétrica – Universidade Tecnológica Federal do Paraná. 
Ponta Grossa, 2016.  
RESUMO: Esta dissertação propõe a análise de dois conversores de estágio único, 
isolados em alta frequência e adequados para aplicações de conexão à rede elétrica. 
Inicialmente, é introduzida uma nova estratégia de modulação para o conversor 
flyback bidirecional com conexão diferencial. Esta modulação melhorada proporciona 
melhor desempenho, reduzindo os valores de corrente RMS para cada componente 
do circuito, contribuindo assim para a redução das perdas por condução. As análises 
estáticas do conversor operando em ambas estratégias de modulação alternativa e 
original são apresentadas. A análise dinâmica também é realizada, fornecendo a 
função de transferência da corrente de saída pela razão cíclica do conversor ligado à 
uma carga resistiva e acoplado a uma fonte de tensão. Um protótipo com potência de 
saída de 500 W, 20 kHz, com tensão de entrada de 70 V e 127 VRMS na tensão de 
saída é apresentado e os resultados experimentais que comparam a nova estratégia 
de modulação confirmam a análise teórica e desempenho superior. Uma tensão de 
saída com baixa THD é alcançada para ambas estratégias de modulação, operando 
em malha aberta em no modo de condução contínua. O segundo conversor é um 
flyback com grampeamento ativo adequado para ser utilizado como um micro-inversor 
em aplicações de energias renováveis. As principais características da topologia são 
o relativo baixo número de componentes, o isolamento em alta frequência, 
possibilidade de ser utilizado como elevador de tensão de saída e operação em ZVS. 
O grampeamento ativo permite recuperar a maior parte da energia armazenada na 
indutância de dispersão dos indutores flyback e, assim, uma melhoria na eficiência do 
conversor é atingida. A análise estática é fornecida para o conversor operando em 
CCM. Além disso, uma função de transferência da corrente de saída pela razão cíclica 
é apresentada para uma carga resistiva na saída. Para este conversor duas 
frequências de comutação de 100 kHz e 50 kHz foram testadas num protótipo 
construído para 500 W, com tensão de entrada de 70 V e tensão de saída de 127 
VRMS. 
Palavras-chave: Conversor flyback. Comutação suave. Estágio único. Conexão 
diferencial. Isolação em alta frequência.  
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VIN Input voltage [V] 
( )^INv t  Variable input voltage in time domain [V] 
( )^INv s   Variable input voltage in frequency domain [V] 
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1 INTRODUCTION 
 
In recent years, growing concerns for the environment along with the present 
legislation have increased the attention to renewable energy sources. With the 
constant economy growth and development of the industry, the demand for sustainable 
energy has been a recurring theme. In this context, the industry and society, heavily 
dependent on the energy yielded from sources like oil, gas, coal, hydropower and 
biomass, has its best choice in the renewable energy sources for its future progress.  
According to (IEA STATISTICS, 2016), in 2013, 67.2% of the global electricity 
production was from fossil fuel-power plants. Hydroelectric plants provided 16.6%, 
nuclear plants 10.6%, biofuels and waste a total of 2%, while geothermal, solar, wind 
and other sources made up the remainder 3.6%. In 2014, electricity production in 
OECD (Organization for Economic Co-operation and Development) countries fell by 
0.8%, mainly the result of a decrease in the usage of fossil fuels for electricity 
production. On the other hand, electricity generation from wind (8.1%), nuclear (0.9%) 
and solar (26.9%) increased in the same period. For the countries that are not 
members of the OECD, which includes Brazil, there are still incomplete information on 
the energy production in 2014, though in 2013 the gross electricity production 
increased 5.4% from 2012. In 2013, as presented in Graph 1, 73.8% of the non-OECD 
electricity production was generated from fossil fuels, 19% from hydroelectric plants, 
4.1% by nuclear plants and 3.1% by biofuels, waste, geothermal/solar, and wind 
capacity. 
  
Graph 1 - Fuel shares in electricity production. 
Source: (IEA STATISTICS, 2016) 
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In Brazil, current data (Graph 2) show that 61.1% of the electricity production 
is generated from hydroelectric plants, 17.4% from fossil fuels, 8.7% from biomass and 
wastes, 6% from wind and 1% by nuclear plants (ANEEL, 2016). Considering that 5.3% 
of the electricity consumed is imported from countries like Paraguay, Argentina, 
Venezuela and Uruguay, countries that have as its primary energy source hydropower, 
only 0.01% of the electricity available in Brazil is generated from solar capacity 
(ANEEL, 2016). The perspective, on the other hand, is encouraging. Of all the energy 
plants under construction, 33.8% correspond to wind power plants. According to the 
national governing body of electrical energy (ANEEL), the number of homes that 
generate electricity connected to the utility grid have risen from 424 connections in 
2014 to 1731 in 2015 with power capacity of 16.565 kW, being 96.7% from solar power 
(CIASOLAR). In addition, ANEEL states that an increase of 800% of connections is 
expected for the current year of 2016 in comparison to 2015. 
 
Graph 2 - Fuel shares in electricity production in brazil  
Source: (ANEEL, 2016) 
Although the electricity production from renewables like wind and solar energy 
around the world are still diminutive in comparison to other sources, the International 
Energy Agency (IEA) states that these two are currently the fastest-growing sources 
of electricity globally (IEA, 2016).  
Electricity is generated from the solar energy converting the radiation into 
electricity in photovoltaic (PV) systems. A PV system employs solar panels to supply 
electricity, which are connected to the power grid by means of an inverter that converts 
the panel’s DC output power into AC power. Likewise, wind power is converted into 
electricity using wind turbines. In a similar way, the photovoltaic systems and the wind 
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turbines are better integrated to the power grid using power electronics to meet the 
requirements of the electric grid. 
In Brazil, for photovoltaic systems below 10 kW, the INMETRO #17 decree of 
January 14th, 2016 states that grid-tied inverters are not required to have galvanic 
isolation from the input to the output. Similarly, the technical norm NTC 905200 from 
the power distribution company in the Paraná state (COPEL) states that inverters that 
perform the connection of a generator to the utility line does not require galvanic 
isolation for the same power range of 10 kW. The non-isolated system configuration, 
concerning its connection to the utility grid, can be performed in a single stage or in 
two stages, considering a dc power source, as in Figure 1.  
 
Figure 1 – (A) Two-stage configuration. (B) Single-stage configuration.  
Source: Self-authorship 
However, for isolated configurations, considering a dc power source, the 
system configuration may vary from multiple stages to a single stage, as depicted in 
Figure 2. The most simplistic way to connect a DC voltage source to the power grid 
using power electronics is a system that connects a DC link step-up converter to a DC-
AC inverter isolated by a low frequency transformer at its output, as Figure 2 (A) shows. 
The main advantages of this system are the robustness and the low cost of 
implementation. However, in systems where higher efficiency is required, better 
configurations that does not require a low frequency transformer are preferred. In this 
case, either of the converters can provide galvanic isolation to the system. One of the 
advantages of this solution is that the size of a transformer decreases as the operating 
frequency increases. Thereby, either a high-frequency isolated DC-DC step-up 
converter or a high-frequency isolated DC-AC inverter replaces its respective 
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counterpart. Figure 2 (B) shows a system that operates with a high-frequency isolated 
DC-DC step-up converter. Ultimately, in order to increase the levels of efficiency and 
to meet the requirements of reduced cost and volume, the energy conversion can be 
performed in a single stage. This configuration consists of a DC-AC inverter that 
connects the DC source to the utility grid, as shown in Figure 2 (C).  
 
Figure 2 - (A) Two-stage low-frequency-isolated configuration. (B) Two-stage high-frequency-
isolated configuration. (C) Single-stage high-frequency-isolated configuration.  
Source: Self-authorship 
1.1  OBJECTIVES 
Although not required for the range of the application, the objectives of this 
work are to study, design and implement single-stage high-frequency isolated micro-
inverters suited for grid connection of renewable energy sources. Thereby, the rated 
output power of the inverters studied and implemented are below 1 kW, which means 
that galvanic isolation is not required by any of the current standards in Brazil. 
However, considering that the inverters proposed in this study are based on the flyback 
topology, therefore an isolated version of the buck-boost converter, the coupled 
inductor can benefit the design of the converter by means of the turns ratio, which can 
be used to bolster the efficiency levels of the converter.  
Because the output voltage of most photovoltaic panels varies from 6 to 24 V, 
the voltage step-up required for a buck-boost inverter in a 127 VRMS grid connection 
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would depend heavily on the duty cycle of the converter to reach certain static gain. 
For a 220 VRMS grid connection, the problem becomes even more pronounced. On the 
other hand, when the dc power source is a small wind turbine, the voltage levels are 
usually higher and the problem can be minimized. Therefore, the turns ratio of the 
flyback inductor can help reach higher static gains without degrading the efficiency of 
the converter.  
 
1.2 STATE OF THE ART 
The most common way to obtain a sinusoidal output from a converter is to use 
either a two-level sinusoidal pulse width modulation (SPWM) or a three-level PWM in 
a full bridge converter. According to (CARDOSO, 2007), the main disadvantage of the 
configuration presented in Figure 3, is that this topology cannot be isolated in high 
frequency due to the asymmetric relation of the switching frequency and the waveform 
of the voltage in the primary of the transformer.  
 
Figure 3 - Low-frequency-isolated full bridge inverter. 
Source: Self-authorship 
The solution for this problem is to use the converter in order to generate a high-
frequency-isolated ac bus, as previously shown in Figure 2 (B) and (C).  
Regarding renewable energy applications, usually researchers have explored 
the two-stage solution as a boost type converter to step-up the voltage to a higher 
value for the first stage and a full-bridge converter for the second stage to inject current 
to the grid, using a low frequency transformer for grid connection, as in (CAO, MA, et 
al., 2013), (JAIN e SINGH, 2014) and Figure 4. Others have used a low-frequency-
isolated full-bridge connected to a buck converter that does not require an additional 
transformer for grid connection, as in (CHEN, AMIRAHMADI, et al., 2013). Figure 5 
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presents a single-phase version of the converter presented in (CHEN, AMIRAHMADI, 
et al., 2013).  
The two-stage configuration in Figure 4 can also be achieved by using different 
topologies for either DC link step-up, such as the Cùk converter proposed in (SYAM e 
KAILAS, 2013) and the boost type converters proposed in (MAROUANI, ECHAIEB e 
MAMI, 2012) and (MARIKKANNAN, MANIKANDAN e JAYANTHI, 2014). The 
possibilities for the two-stage configuration are countless for either the first stage or 
the second stage where the combination of different topologies will give different 
results. 
 
Figure 4 - Conventional two-stage configuration. 
Source: Self-authorship 
 
Figure 5 – Single-phase two-stage configuration 
Source: Self-authorship 
It is in the single-stage configuration that lower component count, increased 
reliability and overall higher efficiency levels are observed. Although the DC-AC boost 
converter presented by (CACERES e BARBI, 1999) in Figure 6 is not isolated, the low 
component count, simplicity, low harmonic distortion and the possibility of operating as 
bidirectional converter makes this an attractive design for uninterruptible power supply 
(UPS) systems. 
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Figure 6 - Boost DC-AC converter 
Source: Self-authorship 
In (HU, CHANG e XUE, 2008) two non-isolated buck-boost converters 
intended for the connection of small wind turbine to the utility grid are presented. Whilst 
there are no isolation between the input and output voltage, the low component count, 
most directed to the switching devices, leads to low cost and potentially higher 
efficiency levels.  
It is observed that both converters in Figure 7 have coupled inductors in its 
circuits, which can also be used as a flyback inductor in order to provide galvanic 
isolation between input and output, as presented by (CIMADOR e PRESTIFILIPPO, 
1990) and shown in Figure 8. In this converter, the requirements of low component 
count, possibility of operating as a boost converter and low harmonic distortion are 
satisfied, as well as the galvanic isolation, absent in the converters presented in Figure 
6 and Figure 7 (A) and (B).  
  
(A) (B) 
Figure 7 - Single-stage buck-boost converter. (A) 4 switches. (B) 3 switches. 
Source: Self-authorship 
Furthermore, the single-stage configuration benefits the flyback converter as 
a DC-AC inverter because of its simplicity, low component count, reliability and low 
harmonic distortion in most cases observed. Figure 9 shows a flyback inverter 
presented in (KASA, IIDA e CHEN, 2005), in which all the discussed advantages of 
the flyback converter are observed for a single-stage grid connection. 
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Figure 8 - DC-AC flyback converter with differential output connection. 
Source: Self-authorship 
 
Figure 9 - DC-AC flyback inverter. 
Source: Self-authorship 
This research aims to study two topologies of converters for the single-stage 
high-frequency-isolated configuration presented in Figure 2 (C). Chapter 2 presents 
two modulation strategies for the high-frequency-isolated DC-AC flyback converter 
with differential output connection previously shown in Figure 8. Simulation and 
experimental results for both modulation strategies for this topology are presented in 
Chapter 3. An intermediate discussion of the results presented in Chapter 3 are 
presented in Chapter 4 as well as a new active-clamping circuit for the converter shown 
in Figure 9. Chapter 5 exhibit the simulation and experimental results for the converter 
studied in Chapter 4. Finally, Chapter 6 presents the conclusions drawn for the study 
hereon. 
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2 DC-AC FLYBACK CONVERTER WITH DIFFERENTIAL OUTPUT CONNECTION 
 
The flyback converter is a well-known example of isolated converter, which 
can be used as a single-stage converter for grid application. This chapter presents the 
topology proposed by (CIMADOR e PRESTIFILIPPO, 1990), its operating stages for 
the original switching strategy, voltage conversion ratio, dynamic behavior and the 
efforts in all elements in the circuit. Next, an alternative switching strategy that aims to 
reduce the current stress and voltage levels in all switching devices in the circuit is 
proposed. Both converters are studied operating in continuous conduction mode 
(CCM). 
 
2.1 INTRODUCTION 
The original DC-DC flyback converter is derived from the buck-boost 
converter. However, as an advantage the flyback inductor offers galvanic isolation that 
the buck-boost converter does not have. In addition, the turns ratio of the flyback 
inductor offers an additional degree of freedom in relation to the static characteristics 
of the converter, which means that the voltage conversion ratio is not solely 
dependable on the duty cycle. 
The differential connection of two DC-DC bidirectional converters switching at 
high frequency allows to create a bidirectional DC-AC isolated converter (CIMADOR e 
PRESTIFILIPPO, 1990). By this definition, these converters produce a DC biased sine 
wave output, so that each converter produces a unipolar voltage. The topology of the 
converter proposed by (CIMADOR e PRESTIFILIPPO, 1990) is shown in Figure 10. 
This converter is originally switched using the complementary switching modulation, 
whereupon switches S1P and S2N receive the same command as well as switches S1N 
and S2P, regardless of the output. That is, assuming that S1P and S2N remains on in 
sDT  seconds, S1N and S2P will conduct during an interval of  ( )1 sD T−  seconds. 
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Figure 10 - Bidirectional DC-AC flyback converter with differential output. 
Source: self-authorship 
In (SKINNER, 1993), the author proposes a simplification of the model 
presented by (CIMADOR e PRESTIFILIPPO, 1990), as Figure 11 shows. This 
converter presents an interesting modulation strategy in which one of the switches in 
the secondary of the flyback inductor has to remain turned on for a whole semi-cycle 
of the AC output while its counterpart in the primary winding of the flyback inductor 
remains blocked. Meanwhile, the other two switches are commanded with 
complementary pulses. In other words, while one conducts during DTs seconds the 
other remains on in (1-D)Ts seconds, as Figure 12 (B) shows. This modulation strategy 
allows reducing the switching losses in the secondary as well as reducing the RMS 
value of the current in each one of the switches. Figure 12 (A) presents the switching 
strategy for the converter of Figure 10, while Figure 12 (B) presents the switching 
strategy for the converter shown in Figure 11. 
 
Figure 11 - Bidirectional DC-AC flyback converter proposed in (SKINNER, 1993). 
Source: self-authorship 
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(A) (B) 
Figure 12 - Modulation strategies. (A) Complementary switching strategy proposed by 
(CIMADOR e PRESTIFILIPPO, 1990). (B) Switching strategy proposed by (SKINNER, 1993). 
Source: self-authorship 
This chapter studies the operation of both modulation strategies shown in 
Figure 12 for the converter presented by (CIMADOR e PRESTIFILIPPO, 1990) and 
shown in Figure 10.  
 
2.2 COMPLEMENTARY SWITCHING STRATEGY 
The circuit of the DC-AC flyback converter with differential output connection 
consists of two switches located in the primary of the flyback inductor: S1P and S1N; two 
flyback inductors (T1 and T2) with their magnetizing inductances (LM1 and LM2, 
respectively) and turns ratio of 1:n. In the secondary windings of both flyback inductors 
there are two bidirectional switches: S2P and S2N; and two output capacitors CA and CB 
acting as output filters. 
The complementary switching strategy in this converter, consists in switching 
S1P and S2N in DTs seconds and both S2P and S1N in (1-D)Ts, where D represents the 
duty cycle of the converter and Ts is the switching period. However, to generate an 
alternate output the PWM carrier is compared to a sine wave that varies from 0 to 1 
with its origin placed in 0.5. The output of the converter is positive when D>0.5, which 
means that the angular variation (α ) of the sine wave varies from 0 to pi . Similarly, 
the output is negative when D<0.5, meaning that 2pi α pi< < .  Figure 13 presents the 
desired output voltage response of the converter operating under the complementary 
switching strategy. 
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Figure 13 – Switching signals and output voltage for the complementary switching strategy. 
Source: self-authorship 
 
2.2.1 Operating Stages for the Complementary Switching Strategy 
To simplify the analysis, all semiconductors are considered ideal; the flyback 
inductors are modeled as an ideal transformer with their magnetizing inductances LM1 
and LM2. The turns ratio is defined from the primary to the secondary winding, which 
reads 1:n. The turns ratio is equal to n and is the same for both inductors. 
Figure 14 shows the equivalent circuit of the converter during the first operating 
stage. The dashed lines represent the absence of current in that circuit branch. 
 
Figure 14 - First operating stage with complementary switching strategy. 
Source: self-authorship 
In the first operating stage, S1P turns on, charging the magnetizing inductance 
LM1. Considering that S1P and S2N turn on at the same time (see Figure 13), the 
magnetizing inductance LM2 transfers energy to the secondary and to the output of the 
converter. The output current in this stage circulates through the capacitor CA, which 
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is connected in series with the output load, while CB charges. In this operating stage, 
S2P and S1N are blocked. 
In the second operating stage of the converter, switch S1P is turned off, and 
the energy in LM1 is transferred to the secondary as S2P turns on. Switch S1N turns on 
to charge the magnetizing inductance LM2 and S2N is turned off. In this operating stage, 
the output current passes through the capacitor CB while CA charges. Figure 15 shows 
the equivalent circuit of the converter during the second operating stage. 
 
Figure 15 - Second operating stage with complementary switching strategy 
Source: self-authorship 
In summary, the complementary modulation strategy corresponds to the 
condition where the duty cycles of the two flyback modules are complementary to each 
other. For example, if the upper flyback module is driven by a duty cycle D, the lower 
by (1-D), and vice-versa. 
It is noteworthy that the implementation of this switching strategy is only 
possible if there is a dead time between the operating stages of the converter, so there 
is no overlap of the control pulses to the switches, which causes short circuit between 
the primary and secondary windings of the flyback inductor. However, neither the dead 
time nor the impact it possibly has on the converter are considered for the analysis of 
the operating stages. 
Based on the analysis of the two operating stages and the theoretical 
waveforms presented in Figure 16 and Figure 17, the voltages on the magnetizing 
inductances LM1 and LM2 and the currents through the capacitors CA and CB can be 
determined as presented in Table 1. 
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Table 1 – Inductors current and capacitors currents for CCM operation – complementary 
modulation strategy. 
1st Power Stage  2nd Power Stage  
 =   =
− 	
  
 =
− 	
  
 =  
 =  −   = − 
 = −  =  −  
Source: Self-authorship 
 
Figure 16 – Theoretical waveforms for CCM operation – complementary switching strategy – 
currents and voltages on the switches. 
Source: self-authorship 
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Figure 17 – Theoretical waveforms for CCM operation – complementary switching strategy – 
voltages on LM1/LM2 and Currents in CA/CB.  
Source: self-authorship 
 
2.2.2 Static Analysis 
Using the principle of the volt-second balance in both magnetizing inductances 
LM1 and LM2 and the values provided in Table 1, it is possible to obtain the equations 
of the voltages VA and VB, as given by (2.1) and (2.2), respectively. 
 1A
nDV
D
=
−
  (2.1) 
 
(1 )
B
n DV
D
−
=   (2.2) 
From the analysis of the circuit presented in Figure 10, it is possible to verify 
that  =  −  . The static gain q is defined as the ratio between the output voltage 
Vo and the input voltage VIN, as presented in (2.3). 
 
0 2 1
(1 )IN
V Dq
nV D D
−
= =
−
  (2.3) 
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Isolating D in (2.3) results in (2.4), which provides the duty cycle value that 
ensures the operation with a given static gain q. 
 
2 22 4
2
q n q n
D
q
− + +
=
  (2.4) 
It is desired that the output voltage behaves as a sine function, where Vp refers 
to the peak value of the output voltage, as given by (2.5). 
 ( ) sin( )o pV Vα α=   (2.5) 
Considering that a sinusoidal voltage is expected at the output of the converter, 
the duty cycle D for any given angle of the output voltage is obtained by replacing the 
definition (2.5) into the duty cycle equation (2.4), as shown in (2.6). 
 
sin( ) sin( )1( ) 2 4
2 sin( )
p pIN
p IN IN
V VVD
V V V
α α
α
α
 
= − + + 
 
 
  (2.6) 
It is noteworthy that the same sinusoidal behavior is expected at the output 
current. 
Figure 18 presents the resulting curve of the duty cycle as the voltage 
conversion ratio increases, given by equation (2.4). 
 
Figure 18 - Complementary switching strategy - voltage conversion ratio vs duty cycle. 
Source: Self-authorship 
Similarly, a modulation index M can be defined as the relation of the output 
voltage by the input voltage, leaving the turns ratio of the flyback inductor as a separate 
constant of the voltage conversion ratio defined in (2.3), as presented in (2.7).  
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0
IN
V Mq
nV n
= =
  (2.7) 
Considering this, the duty cycle can be calculated for different turns ratio by 
the variation of the modulation index. Figure 19 presents the duty cycle calculated for 
n=1, 2, 3 and 4, respectively as D1(M), D2(M), D3(M) and D4(M), for the variation of the 
modulation index M. 
 
Figure 19 - Complementary switching strategy – modulation index vs duty cycle for different 
values of n. 
Source: Self-authorship 
 
2.2.3 Magnetizing Inductances (LM1 and LM2) 
To obtain the equations that determine the magnetizing inductances LM1 and 
LM2, the relationship  = .  
  is used. For continuous conduction mode, the 
inductance values that guarantee a given specified current ripple (ΔIL1 and ΔIL2) in the 
currents ILM1 and ILM2 are given by (2.8) and (2.9), respectively. 
 1
1
IN
M
L s
V DL
I f= ∆   (2.8) 
 
( )
2
2
1IN
M
L s
V D
L
I f
−
=
∆
  (2.9) 
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Where fs is the switching frequency. From the converter analysis and 
considering that the output voltage frequency is much lower than the switching 
frequency, it is possible to compute the average values of IL1 and IL2 for every output 
current angle of α, as given by (2.10) and (2.11), respectively. 
 
( ) ( )( )( )1 1
o
L
I
I
n D
α
α
α
=
−
  (2.10) 
 ( ) ( )( )2
o
L
I
I
nD
α
α
α
=   (2.11) 
Both maximum and minimum levels of the current in the magnetizing 
inductance are derived from the values of IL1, IL2, ΔIL1 and ΔIL2. Respectively, equations 
(2.12) and (2.13) provide the maximum and minimum values for the current in the 
magnetizing inductances. 
 
( ) ( )
_ max 2
1 2
LK
LK LK
II I
for K or
α α
∆
= +
=
  (2.12) 
 
( ) ( )
_ min 2
1 2
LK
LK LK
II I
for K or
α α
∆
= −
=
  (2.13) 
From (2.8) it is possible to conclude that the maximum value of ΔIL1 occurs 
when D is maximum ( = /2) and the maximum value of ΔIL2 occurs when D is 
minimum ( = 3/2). In the particular case of a sinusoidal output voltage, it can be 
verified the validity of  = (1 − #$). In this case, if & = & = , the maximum 
values of ΔIL1 and ΔIL2 are equivalent, as given by (2.14). 
 
( )minmax
1 2
1ININ
L L
s m s m
V DV DI I f L f L
−
∆ = ∆ = =   (2.14) 
 
2.2.4 Output Capacitors (CA and CB) 
The value of the output capacitance is selected to ensure that the output 
voltage ripple is constrained within the required specification. The relationship ' =
(. 

  is used to obtain the equation that determines the output capacitance of the 
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converter. In steady state and continuous conduction mode, the output capacitances 
CA and CB are given by (2.15) and (2.16), respectively. 
 
o
A
o s
I DC
V f= ∆   (2.15) 
 
( )1o
B
o s
I D
C
V f
−
=
∆
  (2.16) 
Where, I0 is the average value of the output current and ΔV0 is the output 
voltage ripple. 
For a positive DC output voltage, the maximum voltage in capacitor CA is given 
by (2.17). 
 ( )1A IN
DV V n
D
=
−
  (2.17) 
Whereas equation (2.18) gives the maximum voltage for CB. 
 
( )1
B IN
D
V V n
D
−
=
  (2.18) 
For an alternate current operation, the maximum voltage across the output 
capacitor CA occurs when  = /2, in other words, the peak voltage over CA occurs 
when the output voltage reaches its maximum value in the positive semi-cycle. 
Similarly, the maximum voltage across CB occurs for  = 3/2, when the output 
voltage reaches the minimum (most negative) value in the negative semi-cycle. 
Equations (2.19) and (2.20) give the average voltage over CA and CB, respectively, for 
any given angle value of the output voltage. 
 ( ) ( )( )( )1A IN
D
V V n
D
α
α
α
=
−
  (2.19) 
 ( ) ( )( )( )
1
B IN
D
V V n
D
α
α
α
−
=   (2.20) 
Therefore, the output voltage for both capacitors CA and CB, with the converter 
operating an AC output, is given by (2.21). 
 ( ) ( ) ( )0C A BV V Vα α α= −   (2.21) 
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2.2.5 Switch S1P 
To specify the semiconductor technology used in the converter, maximum, 
RMS and average current values, as well as the maximum voltage applied in each one 
of the semiconductors must be known. 
Based on the theoretical waveforms presented in Figure 16, the average 
current in S1P for a single switching period is determined by (2.22). 
 ( )1 1 max 1 min 12S P S P S PI I I D= +   (2.22) 
The maximum current is obtained from the equation of the magnetizing 
inductance, defined by (2.8). Therefore, for ∆ = [+ − +#$],  IS1Pmax is given 
by (2.23). 
 1 max 1 min
IN
S P S P
M s
V DI I
L f= +   (2.23) 
Concerning the output current reflected to the primary, or 0.I n, and the relation 
that the average current in S1P has with the input current INI , the equation that defines 
the current IS1Pmin is given by (2.24). 
 ( )1 min 1 2
o IN
S P
M s
I n V DI
D L f= −−   (2.24) 
As the converter operates an AC output, the current IS1Pmin assumes the 
variation of the output current as a product of the sinusoidal variation of the duty cycle, 
as presented in (2.25). 
 ( ) ( )( )( )
( )
1 min 21
IN
S P
s M
Io n V D
I f LD
α α
α
α
= −
−
  (2.25) 
The same applies to the current IS1Pmax, as described by (2.26). 
 ( ) ( ) ( )1 max 1 min INS P S P
s
V D
I I f L
α
α α= +   (2.26) 
 To obtain the average current in S1P from 0 to 2pi , the equation that defines 
the line from IS1Pmin to IS1Pmax has to be known, as given by (2.27). 
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( )1 max 1 min
1 1 min
S P S P
S P S P
s
I I t
I I
DT
−
= +   (2.27) 
 If integrated from 0 to DTs, as presented in (2.28), (2.27) results in (2.22). 
 
( )1 max 1 min
1 1 min0
1 sDT S P S P
S P S P
s s
I I t
I I dt
T DT
− 
= + 
 
∫   (2.28) 
Thus, the average current in S1P for an AC output is defined by the integral 
equation in (2.29). 
 
( ) ( )( ) ( )2 1 max 1 min
1 _
0
1
2 2
S P S P
S P AC
I I D
I d
pi α α α
α
pi
+
= ∫   (2.29) 
Regarding the RMS current in S1P, in case of an alternate output operation, an 
equation is obtained from the RMS current definition applied to (2.28), which reads as 
given by (2.30). 
 
( ) 21 max 1 min
1 _ 1 min0
1 sDT S P S P
S P RMS S P
s s
I I t
I I dt
T DT
− 
= − 
 
∫   (2.30) 
Resolve the integral presented in (2.30) to obtain (2.31).  
 ( )2 21 _ 1 max 1 max 1 min 1 min1 33S P RMS S P S P S P S PI I I I I D= + +   (2.31) 
Finally, the RMS value of IS1P can be obtained using the RMS definition from 
0 to 2pi  applied to (2.31), as given by (2.32). 
 
( ) ( ) ( ) ( )( ) ( )2 22 1 min 1 min 1 max 1 max
1 _
0
1
2 3
S P S P S P S P
S P RMS
I I I I D
I d
pi α α α α α
α
pi
+ +
= ∫   (2.32) 
The maximum voltage across the switch also varies with the output voltage of 
the converter and it reaches a maximum value when  =  2
 , as given by (2.33). 
 
( ) ( ) ( )01 2
A
S P IN
V V
V V
n
α α
α
∆
= + +
  (2.33) 
Ultimately, the method adopted to obtain the equations that define the average 
and RMS current values presented in this section are used throughout this work for 
every component of the circuits presented. 
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2.2.6 Switch S1N 
Considering that S1N is turned on during the second operating stage, the 
average current in S1N according to the hatched area in Figure 16 for a voltage V0>0 
is given by (2.34). 
 ( )1 1 max 1 min (1 )2S N S N S N
DI I I
n
−
= +   (2.34) 
The values of IS1Nmax and IS1Nmin are given by (2.35) and (2.36), respectively. 
 
0
1 max
(1 )
2
IN
S N
M s
I n V DI
D L f
−
= +   (2.35) 
 1 min
(1 )
2
o IN
S N
M S
I n V DI
D L f
−
= −
  (2.36) 
For an AC output the current value of IS1Nmin has its value dependent on the 
angle α , as presented in (2.37). 
 ( ) ( )( )
( )( )0
1 min
1
2
IN
S N
s M
V DnI
I
D f L
αα
α
α
−
= −   (2.37) 
Therefore, in accordance to (2.35), ( )1 maxS NI α  can be determined by (2.38). 
 ( ) ( )( )
( )( )0
1 max
1
2
IN
S N
s M
V DI n
I
D f L
αα
α
α
−
= +   (2.38) 
The average value of the current in the switch S1N in AC operation can be 
calculated by the integral in (2.39). 
 
( ) ( )( ) ( )( )2 1 max 1 min
1
0
11
2 2
S N S N
S N
I I D
I d
pi α α α
α
pi
+ −
= ∫   (2.39) 
Equation (2.40) provides the RMS value of the current in S1N. 
( ) ( ) ( ) ( )( ) ( )( )2 22 1 max 1 max 1 min 1 min
1 _
0
11
2 2
S N S N S N S N
S N RMS
I I I I D
I d
pi α α α α α
α
pi
+ + −
= ∫  
 (2.40) 
The maximum voltage across S1N is observed when the output voltage reaches 
its minimum in the negative semi-cycle (V0<0) when  = 3 2
 , as given by (2.41). 
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( ) ( ) ( )01 2
B
S N IN
V V
V V
n
α α
α
∆
= + +
  (2.41) 
2.2.7 Switch S2P 
Figure 20 shows that the current in the magnetizing inductance during the first 
operating stage circulates through S1P. During the second operating stage, the current 
ILM1 is reflected to the secondary winding, circulating through S2P and transferring the 
energy to the output. 
 
Figure 20 - Current through switches S1P and S2P. 
Source: self-authorship 
Therefore, a relation between the current in S1P and S2P in respect to the 
charge/discharge of the magnetizing inductance can be described as given by (2.42) 
for IS2Pmax and by (2.43) for IS2Pmin. 
 
1 max
2 max
S P
S P
II
n
=   (2.42) 
 
1 min
2 min
S P
S P
II
n
=   (2.43) 
Similar to the previous switches, the average current value of S2P is equal to 
the area under the trapezoidal form of the current in Figure 20. Thus, IS2P can be 
determined by (2.44). 
 2 2 max 2 min
(1 )( )
2S P S P S P
DI I I −= +   (2.44) 
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The values of IS2Pmin and IS2Pmax can be written in terms of alpha, as given by 
(2.45) and (2.46), respectively. 
 
( ) ( )1 min2 min S PS P II
n
α
α
−
=
  (2.45) 
 
( ) ( )1 max2 max   S PS P II
n
α
α
−
=
  (2.46) 
Therefore, equation (2.47) provides the means for calculating the average 
value of the current in S2P. 
 
( ) ( )( ) ( )( )2 2 max 2 min
2
0
11
2 2
S P S P
S P
I I D
I d
pi α α α
α
pi
+ −
= ∫   (2.47) 
In a similar approach, one can determined the RMS value of IS2P, as given by 
(2.48). 
( ) ( ) ( ) ( )( ) ( )( )2 22 2 min 2 min 2 max 2 max
2 _
0
11
2 3
S P S P S P S P
S P RMS
I I I I D
I d
pi α α α α α
α
pi
+ + −
= ∫  
 (2.48) 
The maximum voltage over switch S2P is observed when  =  2
 , in 
accordance to the result provided by (2.49). 
 
( ) ( ) 02 2S P IN A
VV V n Vα α ∆= + +
  (2.49) 
2.2.8 Switch S2N 
Figure 21 shows that the current in the magnetizing inductance during the 
second operating stage circulates through S1N. The current ILM2 is reflected to the 
secondary winding in the first operating stage, circulating through S2N and transferring 
the energy to the output. 
Therefore, a relation between the current in S1N and S2N in respect to the 
charge/discharge of the magnetizing inductance can be described as given by (2.50) 
and (2.51), respectively, for IS2Nmax and IS2Nmin. 
 
1 m ax
2 m ax
S N
S N
II
n
=   (2.50) 
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1 min
2 min
S N
S N
II
n
=   (2.51) 
 
Figure 21 - Current through switches S1N and S2N. 
Source: self-authorship 
The average current value in S2N, based on the waveforms presented in Figure 
21, is given by (2.52). 
 2 2 _ max 2 _ min( ) 2S N S N S N
DI I I= +   (2.52) 
Equations (2.53) and (2.54), respectively, provide the minimum and maximum 
current values in S2N. 
 
( ) ( )1 min2 min S NS N II
n
α
α =
  (2.53) 
 
( ) ( )1 max2 max S NS N II
n
α
α =
  (2.54) 
The average current IS2N, for an AC output is given by (2.55). 
 
( ) ( )( ) ( )2 2 max 2 min
2
0
1
2 2
S N S N
S N
I I D
I d
pi α α α
α
pi
+
= ∫   (2.55) 
The calculation of the RMS current values of IS2N, can be performed as 
presented in (2.56). 
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( ) ( ) ( ) ( )( ) ( )2 22 2 min 2 min 2 max 2 max
2 _
0
1
2 3
S N S N S N S N
S N RMS
I I I I D
I d
pi α α α α α
α
pi
+ +
= ∫  
 (2.56) 
The maximum voltage across switch S2N is observed when 3 2α pi= and is 
given by (2.57). 
 ( ) ( ) 02 2S N IN B
VV V n Vα α ∆= + +   (2.57) 
 
2.2.9 Small-signal Analysis for the Complementary Switching Strategy with Resistive 
Output Load 
In this section, a transfer function is obtained for the converter operating with 
a resistive output load as depicted in Figure 22. In this work, the transfer functions 
obtained follow the small-signal analysis proposed by (ERICKSON, 1997).  
 
Figure 22 – DC-AC flyback converter with differential output connection operating a resistive 
load. 
Source: self-authorship 
From the volt-second balance in the magnetizing inductances LM1 and LM2, one 
can obtain equations (2.58) and (2.59). 
 ( ) ( ) ( ) ( )1 ' ALM IN vv d t V t d t t
n
−
= +
  (2.58) 
 ( ) ( ) ( ) ( )2 'BLM INvv d t t d t V t
n
−
= +
  (2.59) 
57 
 
Where ( )'d t  stands for ( )( )1 d t− . 
Assuming that AC variations are much smaller than the respective quiescent 
values, the nonlinear equations (2.58) and (2.60) above can be linearized by perturbing 
the DC components (VIN, VA and VB), resulting, respectively, in (2.61) and (2.62). 
^ ^ ^
^ ^ ^ ^ ^ ^
1 1
1 '
LM LM A A A A
M IN IN IN IN
dI d i V v V vL DV D Dv dV D d d v d
dt dt n n n n
     
      + = − + + − + + +       
     
 
 (2.61) 
 
^ ^ ^
^ ^ ^ ^ ^ ^
2 2
2 ' '
LM LM B B B B
M IN IN IN IN
dI d i V v V vL D V D D v dV D d d v d
dt dt n n n n
     
      + = − + − − − + −       
     
 
 (2.62) 
The small-signal equations are defined by the 1st order terms of the equations 
(2.61) and (2.62), determined as given by (2.63) and (2.64), respectively. 
 
^ ^
^ ^ ^
1
1 '
LM A A
M IN IN
d i v VL D v d V D d
dt n n
= + − +   (2.63) 
 
^^ ^
^ ^
2
2 '
IN INLM B
M IN
v Vd i vL D d D d V
dt n n n
= − − −   (2.64) 
The variable ^I Nv  is considered null from this point on because it is assumed 
that there will be no variation in the input voltage of the converter. Thus, the Laplace 
transform of equations (2.63) and (2.64), returns (2.65) and (2.66), respectively. 
 
^
^ ^ ^
1 1
( )( ) ' ( ) ( )A AM LM IN
v s V
sL i s D d s d s V
n n
= − + +   (2.65) 
 
^
^ ^ ^
2 2
( )( ) ( ) ( )B BM LM IN
v s V
sL i s D d s d s V
n n
= − − −   (2.66) 
Similarly, using the principles of the capacitor charge balance over one 
switching cycle, one obtain the equations (2.67) and (2.68). 
 ( ) ( ) ( ) ( )0 2 0' ( )CA S Pi d t i t d t i t i t= − + − −   (2.67) 
 ( ) ( ) ( ) ( )2 0 0( ) 'CB S Ni d t i t i t d t i t= − + +   (2.68) 
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Applying perturbations to the equations (2.67) and (2.68), results in (2.69) and 
(2.70). 
 [ ]
^
^ ^ ^ ^ ^
2 0 2 2 0 2' '
A A
A S P S P S P S P
dV d vC D I I D i d I i d i
dt dt
 
    + = − − + − + − +        
 
  (2.69) 
 [ ]
^
^ ^ ^ ^ ^
2 2 2 0 2'
B B
B S N o S N S N S N
dV d vC D I I Di d I i d i
dt dt
 
    + = − + + − − + −        
 
  (2.70) 
The second order terms of (2.69) and (2.70)  are neglected while the DC terms 
vanish as they satisfy the steady state analysis of the converter. The remaining 1st 
order terms in (2.69) and (2.70) are as shown, respectively, in (2.71) and (2.72). 
 
^
^ ^ ^
2 2 0'
A
A S P S P
d vC D i d I i
dt
= − + −   (2.71) 
 
^
^ ^ ^
2 2 0
B
B S N S N
d vC D i d I i
dt
= − − +   (2.72) 
Applying the Laplace transform in (2.71) and (2.72) result, respectively, in 
(2.73) and (2.74). 
 
^ ^ ^ ^
2 2 0( ) ' ( ) ( ) ( )A A S P S PsC v s D i s d s I i s= − + −   (2.73) 
 
^ ^ ^ ^
2 2 0( ) ( ) ( ) ( )B B S N S NsC v s D i s d s I i s= − − +   (2.74) 
The relation between ( )^2S Pi s  and ( )
^
1LMi s  is described by (2.75) and the relation 
between ( )^2S Ni s  and ( )
^
2LMi s  is presented in (2.76).  
 ( ) ( )
^
^
1
2
'LM
S P
i s D
i s
n
=   (2.75) 
 ( ) ( )
^
^
2
2
LM
S N
i s D
i s
n
=   (2.76) 
Therefore, isolating the equations (2.65) and (2.73), in respect to the relation 
presented in (2.75), for ^1 ( )L Mi s , one obtains, respectively, (2.77) and (2.78). 
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^
^ ^ ^
1
1 1 1
( )( ) ' ( ) ( )A A INLM
M M M
v s V Vi s D d s d s
sL n sL n sL
= − + +
  (2.77) 
 
^ ^
^ ^
0 1
1
( ) ( )( ) ( )
' ' '
A A LM
LM
sC v s n i s n Ii s d s
D D D
= + +   (2.78) 
And isolating both (2.66) and (2.74), in respect to (2.76) for ^2 ( )LMi s  give, 
respectively, (2.79) and (2.80). 
 
^
^ ^ ^
2
2 2 2
( )( ) ( ) ( )B B INLM
M M M
v s V Vi s D d s d s
sL n sL n sL
= − − −
  (2.79) 
 
^ ^
^ ^
0 2
2
( ) ( )( ) ( )B B LMLM
sC v s n i s n Ii s d s
D D D
= − −   (2.80) 
By substituting (2.77) into (2.78) it is possible to derive (2.81),which provides 
the small-signal behavior of the voltage ^( )Av s . 
 
2^ ^ ^
1 1 1
02 2 2 2 2 2 2 2 2
1 1 1
'
( ) ( ) ( )
' ' '
A
IN
M LM M
A
M A M A M A
VV nD
n sL I n sL n
v s d s i s
D s L C n D s L C n D s L C n
  +     
= − −   
+ + +  
 
  (2.81) 
Similarly, substituting (2.79) into (2.80) gives the small-signal variation of the 
voltage across the output capacitor CB, as given by (2.82). 
 
2^ ^ ^
2 2 2
02 2 2 2 2 2 2 2 2
2 2 2
( ) ( ) ( )
B
IN
M S N M
B
M B M B M B
VV nD
n sL I n sL n
v s d s i s
D s L C n D s L C n D s L C n
  +     
− = − −   
+ + +  
 
  (2.82) 
Knowing that LM1=LM2=LM and CA=CB=Co, one can determine (2.83) and (2.84) 
 
2^ ^ ^
1
02 2 2 2 2 2 2 2 2
'
( ) ( ) ( )
' ' '
A
IN
M LM M
A
M o M o M o
VV nD
n sL I n sL n
v s d s i s
D s L C n D s L C n D s L C n
  +     
= − −   + + +  
 
  (2.83) 
 
2^ ^ ^
2
02 2 2 2 2 2 2 2 2( ) ( ) ( )
B
IN
M S N M
B
M o M o M o
VV nD
n sL I n sL n
v s d s i s
D s L C n D s L C n D s L C n
  +     
− = − −   + + +  
 
  (2.84) 
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From the converter analysis it is possible to verify the validity of (2.85). 
 
^ ^ ^
0( ) ( ) ( )A Bv s v s v s= −   (2.85) 
Then, the small-signal variations of the output voltage can be considered ^0 ( )v s  
by substituting (2.83) and (2.84) into (2.85)., which results in (2.86). 
2 2^ ^ ^
21
0 02 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
'
( ) ( ) ( )
' ' '
A B
IN IN
M S NM LM M M
M o M o M o M o M o M o
V VV nD V nD
n n sL I nsL I n sL n sL n
v s d s i s
D s L C n D s L C n D s L C n D s L C n D s L C n D s L C n
    + +         
= − + − − +   + + + + + +  
 
 
 (2.86) 
For the particular case of a resistive output load, where ^ ^0 0( ) ( ) ov s i s R= , the 
duty cycle to output current transfer function is given by (2.87). 
 
^
3 2
0 3 2 1 0
^ 4 3 2
4 3 2 1 0
( )( )
( )
ds
i s Bs Bs Bs BG s
As As As As Ad s
+ + +
= =
+ + + +   (2.87) 
 Where: 
2 3
3 1 2( )M o LM LMB L C n I I= − +  
[ ]32 M o A A IN BB L C n V V D V n V D= − + +   
( )2 21 1 2 2 22M LM LM LM LMB L n D I I DI D I= − + − +   
( ) [ ]0 1 A B B INB D D V D V V D V n= − + − +   
2 2 4
4 M o oA L C n R=   
2 4
3 2 M oA L C n=   
( )( )22 22 1M o oA L C n R D D= + −   
( )( )22 21 1MA L n D D= + −   
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( )2 20 1oA R D D= −   
 
2.2.10  Small-signal Analysis for the Complementary Switching Strategy Coupled to 
an Output Voltage Source 
It is possible to divide the spectrum of the converter in two portions, one related 
to the fundamental frequency harmonics and the other that concerns the switching 
harmonics (CALZO, LIDOZZI, et al., 2013). The alternate output voltage/current 
operates in the fundamental frequency of the grid, but the ripple of this output presents 
undesired frequencies that are related to the converter switching behavior. The 
analysis presented in section 2.2.9 for an output linear load is not well suited for grid-
tied applications because of the intrinsic high-frequency harmonics caused by the 
switching frequency of the semiconductors. Therefore, a filter is needed for reducing 
the high-frequency harmonics, allowing low frequencies to pass through, at the output 
of the converter. Figure 23 presents the circuit of the converter with an inductive filter 
to reduce the high-frequency harmonics.  
The operating stages of the converter remains the same, although the voltage 
across the output inductive filter must be analyzed. 
 
Figure 23 – Complementary switching strategy coupled to an output voltage source. 
Source: Self-authorship 
In the first operating stage (Figure 24), what differs from the analysis presented 
in section 0 is that the current previously identified as I0 is identified here as IL0 to 
indicate the presence of the inductive filter. Therefore, the voltage on L0 is obtained 
from the mesh analysis of the circulating current IL0, which gives (2.88). 
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 0L A B GV V V V= − −   (2.88) 
 
Figure 24 - 1st operating stage - complementary switching strategy coupled to an output 
voltage source. 
Source: Self-authorship 
The same considerations of magnetizing inductances’ voltages and capacitors’ 
currents are valid for the second operating stage (Figure 25). The resultant voltage VL0 
from the mesh analysis of IL0 is the same as the voltage presented in (2.88). 
 
Figure 25 – 2nd operating stage - complementary switching strategy coupled to an output 
voltage source. 
Source: Self-authorship 
Under these conditions, the volt-second balance on the magnetizing 
inductances LM1 and LM2 remain the same as respectively presented in equations 
(2.58) and (2.59). Thus, the frequency domain equations with the 1st order small-signal 
components are also the same as (2.65) and (2.66). 
The capacitor charge balance of CA and CB return the same equations as well, 
although the name of the current I0 presented in (2.67) and (2.68), changed to IL0, as 
presented in (2.89) and (2.90), respectively. 
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 ( ) ( ) ( ) ( )10 0( )' LMCA L Li ti d t i t d t i t
n
−
= − + −
  (2.89) 
 ( ) ( ) ( ) ( )2 0 0( ) 'LMCB L Li ti d t i t d t i t
n
−
= + +
  (2.90) 
The linearization of (2.89) and (2.90) results in (2.91) and (2.92), respectively. 
 
^ ^ ^
^ ^ ^
1 1 1 1
0 0' '
A A LM LM LM LM
A L L
dV d v I i I iC D I D d i d
dt dt n n n n
     
      + = − − + − + − +       
     
  (2.91) 
 
^ ^ ^
^ ^ ^
2 2 2 2
0 0'
B B LM LM LM LM
B L L
dV d v I i I iC D I D d i d
dt dt n n n n
     
      + = − + + − − + −       
     
  (2.92) 
Neglecting the second order terms and knowing that the DC terms of (2.91) 
and (2.92) will vanish, it is possible to determine equations (2.93) and (2.94), 
respectively. 
 ( ) ( ) ( ) ( )^ ^ ^ ^11 0' LMA A LM LIsC v s D i s d s i s
n
= − + −   (2.93) 
 
^
^ ^ ^
2 2
0
( )( ) ( ) ( )LM LMB B L
i s I
sC v s D d s i s
n n
= − − +   (2.94) 
Finally, the Volt-second balance of the output inductive filter is defined by     
(2.95). 
 0L A B Gv v v V= − −   (2.95) 
 Perturb (2.95) to notice that only the voltage constants and first order terms 
remain in the equation, as given by (2.96). 
 [ ]
^
^ ^ ^
0 0
LG
A B A B G
d iL V V V v v v
dt
 
= − − + − +  
  (2.96) 
Considering that no small-signal variations are expected at the grid voltage 
(VG), the variable ^Gv  is neglected from this point onwards. Therefore, the equation on 
the frequency domain obtained from the Laplace transform of the first order terms of 
equation (2.96) and presented in (2.97).  
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 ( ) ( ) ( )^ ^ ^0 0L A BsL i s v s v s= −   (2.97) 
The equations presented, result in a system of five equations and five unknown 
variables, namely ( )^Av s , ( )
^
Bv s , ( )
^
1LMi s , ( )
^
2LMi s  and ( )
^
0Li s , as presented in (2.98). 
 
( ) ( ) ( ) ( )
( ) ( ) ( )
^
^ ^ ^
1 1
^
^ ^ ^
2 2
^ ^ ^ ^
1
1 0
^
^ ^ ^
2 2
0
^ ^ ^
0 0
( )( ) ' ( ) ( )
( )( ) ( ) ( )
'
( )( ) ( ) ( )
A A
M LM IN
B B
M LM IN
LM
A A LM L
LM LM
B B L
L A B
v s V
sL i s D d s d s V
n n
v s V
sL i s D d s d s V
n n
I
sC v s D i s d s i s
n
i s I
sC v s D d s i s
n n
sL i s v s v s

 = − + +



= − − −


= − + −


 = − − +


 = +


  (2.98) 
The desired control to output transfer function is obtained by eliminating the 
unknown variables of the system of equations presented in (2.98) in order to obtain the 
transfer function presented in (2.99). 
 
( )
( )
^
3 2
0 3 2 1 0
^ 5 4 3 2
5 4 3 2 1 0
Li s B s B s B s B
A s A s A s A s As Ad s
+ + +
=
+ + + + +
  (2.99) 
 Where: 
 ( )2 33 1 2o M LM LMB C L n I I= − +   
 ( )( )22 1o M IN B AB C L n V n DV D V= + + −   
 ( )( )221 1 2 1M LM LMB L n I D I D= − + −   
 ( ) ( )( )0 1 1IN B AB D D V n D V DV= − + − +   
 
2 2 4
5 0o MA C L L n=   
 4 0A =   
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 ( )22 4 2 2 23 0 02 1o M o M o MA C L n C L L D n C L L D n= + + −   
 2 0A =   
 ( ) ( )2 22 2 2 21 01 1M MA L D n L D n L D D= + − + −  
 0 0A =    
 
2.3 ALTERNATIVE SWITCHING STRATEGY 
For a positive voltage output (V0>0), the alternative switching method consists 
in switching S1P in DTs seconds and S2P in (1-D)Ts seconds, while keeping switch S2N 
on for the whole positive semi-cycle and S1N off. For a negative voltage output (V0<0), 
switch S1N is triggered in DTs and S2N in (1-D)Ts, witch switch S1P on for the whole 
negative semi-cycle and S1P off. Figure 26 shows the switching signal for the 
alternative switching strategy and the respective voltage at the output of the converter. 
 
Figure 26- Switching signals and output voltage for the alternative switching strategy. 
Source: self-authorship 
The main advantage of this switching strategy lies on the alternative path that 
the output current finds through the secondary winding of the flyback inductor when 
either S2N is on, during the positive semi-cycle, or S2P is on, during the negative semi-
cycle. In other words, this switching strategy spares the converter from the switching 
losses descendant from the complementary switching strategy between S1N and S2N 
when V0>0 and between S1P and S2P when V0<0. By implementing this switching 
strategy, due to the reduction of switching losses and RMS current values in all four 
switches, higher efficiency levels are expected. However, due its complexity, the 
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implementation of this switching strategy requires better hardware, whilst the 
complementary switching strategy can be performed with simple solutions. 
 
2.3.1 Operating Stages for the Alternative Switching Strategy 
The DC-AC flyback converter with differential output connection operating with 
the alternative switching strategy in continuous conduction mode (CCM) has a total of 
four different operating stages, although only two by semi-cycle of the output voltage. 
It means that there are a first and a second operating stages for a positive semi-cycle 
(V0>0) and another first and second operating stages for a negative semi-cycle (V0<0). 
During the first operating stage for V0>0, switch S1P is turned on, charging the 
magnetizing inductance LM1. Capacitor CA discharges to the output load through switch 
S2N and the secondary winding of the flyback inductor. Figure 27 highlights the 
equivalent circuit during the first operating stage for V0>0. 
 
Figure 27 – 1st operating stage for the alternative switching strategy (V0>0). 
Source: self-authorship 
In the second operating stage for V0>0, S1P turns off, S2P turns on and S2N 
remains on. During this stage, the energy stored in the magnetizing inductance LM1 is 
transferred to the secondary of the flyback inductor and to the output through S2P. With 
both S2P and S2N turned on, the output voltage V0 is reflected to the primary winding of 
the flyback inductor over the magnetizing inductance LM1. The equivalent circuit of the 
second operating stage for V0>0 is presented in Figure 28. 
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Figure 28 – 2nd operating stage for the alternative switching strategy (V0>0). 
Source: self-authorship 
When the voltage output crosses zero and becomes negative (V0<0), the 
operating stages of the converter are symmetrical but different from the ones 
presented in Figure 27 and Figure 28. In the first operating stage for V0<0, S1N is turned 
on, charging the magnetizing inductance LM2. The output capacitor CB discharges to 
the output load through switch S2P, which is on, and the secondary winding of the 
flyback inductor. Figure 29 highlights the equivalent circuit for the first operating stage 
when V0<0.  
 
Figure 29 – 1st operating stage for the alternative switching strategy (V0<0). 
Source: self-authorship 
During the second operating stage for V0<0, switch S1N turns off, S2N turns on 
and S2P remains on. The energy stored in the magnetizing inductance LM2 is 
transferred to the secondary winding of the flyback inductor and to the output. 
Considering that both switches S2P and S2N are on, the output voltage V0 is reflected 
to the magnetizing inductance LM2. The equivalent circuit of this operating stage is 
shown in Figure 30. 
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Figure 30 – 2nd operating stage for the alternative switching strategy (V0<0). 
Source: self-authorship 
It is noteworthy that the implementation of this switching strategy is only 
possible if there is a dead time between the operating stages of the converter, so there 
is no overlap of the control pulses to the switches, which causes short circuit between 
the primary and secondary windings of the flyback inductor. However, neither the dead 
time nor the impact it possibly has on the converter are considered for the analysis of 
the operating stages. 
From the analysis of the two operating stages for V0>0, the voltages across 
the magnetizing inductances LM1 and LM2 and the currents through the output 
capacitors CA and CB are determined as shown in Table 2. 
Table 2 – Magnetizing inductances’ voltages and output capacitors’ current – alternative 
switching strategy. 
1st Power Stage 2nd Power Stage 
 =   =
− 	
  
 = 0  = 0 
 = −  =  −  
 = 0  = 0 
Source: Self-authorship 
 The theoretical waveforms derived from the analysis of the operating stages are 
presented in Figure 31. 
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Figure 31 – Theoretical waveforms of the alternative switching strategy –  
Source: self-authorship 
 
70 
 
2.3.2 Static Analysis – Alternative Switching Strategy 
Assuming that the voltage conversion ratio q derives from the voltage levels 
over the magnetizing inductances (LM1 and LM2) during both operating stages for either 
V0>0 or V0<0, q(t) is defined by (2.100). 
 ( )
0
1IN
V nDq
V D
= =
−
  (2.100) 
Isolating D in (2.100) results in the equation of the duty cycle that ensures the 
operation with a given voltage conversion ratio, as presented in (2.101). 
 ( )
0
0 1IN
V qD
nV V q
= =
+ +
  (2.101) 
Similar to the previous modulation analysis, a sinusoidal behavior is expected 
at the output of the converter. Replacing (2.5) into (2.101) gives (2.102), which 
determines the duty cycle value that ensures a sinusoidal output voltage for any given 
angle alpha. 
 
( ) ( )( )
sin
sin
p
IN p
V
D
nV V
α
α
α
=
+
  (2.102) 
Considering that from pi  to 2pi  the duty cycle of S1P has to be zero and S2P 
has to be one, the equation that defines the duty cycle for these switches have to obey 
the conditions set by (2.103). 
 
( )
( )
1 ( )
0 2
P
q
q
D
α
α pi
α
α
pi α pi

→ < +

= 
 → < <


  (2.103) 
Similarly, switches S1N and S2N have to obey the opposite conditions that 
defines the duty cycle for S1P and S2P to guarantee the symmetry of the converter, as 
given by (2.104). 
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( )
( ) 2
1 ( )
0
N
q
q
D
α
pi α pi
α
α
α pi
−
→ < <
−

= 
 → <


  (2.104) 
Therefore, peak positive output voltage is obtained for   =  2
  from equation 
(2.105). 
 ( ) ( )( )( )_ 1
P IN
pk POS
D V n
V
D
α
α
α
=
−
  (2.105) 
Similarly, peak negative output voltage is obtained by evaluating (2.106) at  =
3
2
 . 
 ( ) ( )( )( )_ 1
N
pk EG
IN
N
N
D
V
V n
D
α
α
α
= −
−
  (2.106) 
Figure 32 presents the resulting curve of the duty cycle as the voltage 
conversion ratio increases, given by equations (2.103) and (2.104). 
 
Figure 32 - Alternative switching strategy - voltage conversion ratio vs duty cycle. 
Source: Self-Authorship 
As the duty cycle depends on the modulation index M, given by (2.107), 
different duty cycles can be found for different values of n. Figure 33 presents the 
variation of the duty cycle DP1(M), DP2(M) and DP3(M), respectively for n=1, 2 and 3, 
considering a positive output voltage.    
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0
IN
VM qn
V
= =
  (2.107) 
 
Figure 33 - Alternative switching strategy – positive modulation index vs duty cycle for 
different values of n. 
Source: Self-Authorship 
2.3.3 Magnetizing Inductances (LM1 and LM2) 
In continuous conduction mode, during the first operating stage, the voltage 
across the inductor LM1 is given by (2.108). 
 ( ) LLX X IN
dIV t L V
dt
= =   (2.108) 
In order to guarantee a maximum current ripple, LM1 is calculated according to 
(2.109). Due to the converter symmetry, LM2 must have the same inductance value as 
LM1. 
 1 2
2IN P
M M
LM s
V D
L L
I f
pi 
 
 
= =
∆
  (2.109) 
Using the principles of the capacitor charge balance in CA, one can determine 
(2.110). 
 
( ) ( )( )
( )( )
0 1 0
0 1 0
1 0 1
1
0 1
0
CA P P LM
P P LM
LM P LM
I D I D nI I
D I D nI I
nI I D nI
= − + − −
= − + − −
= − −
  (2.110) 
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Solving (2.110) results in (2.111), which can be used to determine the average 
current through LM1 within a switching cycle for a given angle alpha. A similar analysis 
can be carried out for CB, resulting in the average value of ILM2 as given in (2.112). 
 ( ) ( )( )( )
0
1 1LM P
I
I
n D
α
α
α
=
−
  (2.111) 
 ( ) ( )( )( )
0
2 1LM N
I
I
n D
α
α
α
=
−
  (2.112) 
The maximum and minimum values of the current in the magnetizing 
inductance can be derived from the values of IL and ΔIL. Equations (2.12) and (2.13), 
respectively, presents the maximum and minimum magnetizing current values.  
From (2.109) it is possible to conclude that the maximum value of ΔILM1 occurs 
when DP is maximum ( = /2) and the maximum value of ΔIL2 occurs when DN is 
maximum ( = 3/2). 
 
2.3.4 Output Capacitors (CA and CB) 
During the first switching stage, the current in the output capacitor CA is 
determined by (2.113). 
 0
CA
CA A
dVI C I
dt
= = −   (2.113) 
Integrating (2.113) over the duration of the first stage yields (2.114). 
 
0
0
P
A
s
I DC
V f= ∆   (2.114) 
When the converter operates with alternate output voltage, CA and CB are 
equal and determined by the equations (2.115) and (2.116). 
 
( ) ( )0
0
2 2P
A
s
I D
C
V f
pi pi
=
∆
  (2.115) 
 
( ) ( )0
0
3 3
2 2N
B
s
I D
C
V f
pi pi
=
∆
  (2.116) 
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2.3.5 Switch S1P 
Based on the theoretical waveform of the current in S1P (see Figure 31), the 
current IS1Pmin for a given angle alpha, imposed by the variation of the duty cycle DP(α), 
can be determined by (2.117). 
 ( ) ( )( )( )
( )
1 min 21
o IN P
S P
s MP
nI V D
I f LD
α α
α
α
= −
−
  (2.117) 
Similarly, IS1Pmax has its value in accordance with (2.118). 
 ( ) ( ) ( )1 max 1 min IN PS P S P
s M
V D
I I f L
α
α α= +   (2.118) 
The average value of the current through S1P can be calculated over a period 
of the output voltage by the integral equation (2.119). 
 
( ) ( ) ( )( ) ( )1 max 1 min1
0
1
2
S P S P P
S P
I I D
I d
pi α α α
α α
pi
+
=
2 ∫   (2.119) 
Notice that the integral is evaluated is from zero to pi  because S1P is turned 
off from pi  to 2pi . Therefore, the RMS current IS1P_RMS is given by (2.120). 
 ( ) ( ) ( ) ( ) ( )( ) ( )
2 2
2
1 min 1 min 1 max 1 max
1 _
0
1
2 3
S P S P S P S P p
S P RMS
I I I I D
I d
pi α α α α α
α α
pi
+ +
= ∫  
 (2.120) 
The voltage across S1P for any given value of α is determined by (2.121). 
 ( ) ( )_1 pk POSS P IN VV V
n
α
α = +
  (2.121) 
Both current and voltage reach its maximum values in S1P when  =  2
 . 
 
2.3.6 Switch S2P 
The value of the current IS2Pmin with a given value of α is calculated as shown 
in (2.122). 
 ( ) ( )( )( )
( )
2 min 21
o IN P
S P
s MP
I V D
I f LD
α α
α
α
= −
−
  (2.122) 
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Equation (2.123) provides the maximum current for S2P.  
 ( ) ( ) ( )2 max 2 min IN PS P S P
s M
V D
I I f L
α
α α= +   (2.123) 
On solving the integral equation (2.124), one can determine the average value 
of the current through S2P. It is noteworthy that this value takes into consideration an 
alternate output voltage waveform. 
 
( ) ( ) ( )( ) ( )( )2 2 _ max 2 _ min2
0
11
2 2
S P S P P
S P
I I D
I d
pi α α α
α α
pi
+ −
= ∫   (2.124) 
Regarding the RMS value of IS2P, it can be derived from equation (2.125).  
( ) ( ) ( ) ( ) ( )( ) ( )( )
2 2
22 2 max 2 max 2 min 2 min
2 _
0
1
2 3
S P S P S P S P P
S P RMS
I I I I DnI d
pi α α α α α
α α
pi
+ + −
= ∫  
 (2.125) 
Considering a particular value of alpha, the voltage across S2P has its value 
given by (2.126). 
 ( ) ( )2 _S P IN pk POSV V n Vα α= +   (2.126) 
2.3.7 Switch S1N 
Taking into consideration that the two operating stages for V0>0 produces the 
same equations as the two operating stages for V0<0, confirmed by the voltage 
conversion ratio q(t), the equations of the currents and voltages for S1N are similar to 
the equations defined for S1P. The difference lies in the duty cycle equation, the former 
defined for DN in (2.104) and the latter defined for DP in (2.103). Thus, the maximum 
values for currents and voltages in S1N are observed when DN is maximum, which 
occurs at 3 2⁄ . 
Therefore, resembling the equation presented in (2.117), the current IS1Nmin is 
given by (2.127). 
 ( ) ( )( )( )
( )0
1 min 21
IN N
S N
s MN
nI V D
I f LD
α α
α
α
= −
−
  (2.127) 
In a similar manner, one can determine IS1Nmax as given by (2.128). 
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 ( ) ( ) ( )1 max 1 min IN NS N S N
s M
V D
I I f L
α
α α= +   (2.128) 
The average value of the current through S1N is determined by solving (2.129)
. 
 ( ) ( ) ( )( ) ( )1 max 1 min1
0
1
2
S N S N N
S N
I I D
I d
pi α α α
α α
pi
+
=
2 ∫
  (2.129) 
Equation (2.130) provides the means for calculating the RMS value of S1N. 
( ) ( ) ( ) ( ) ( )( ) ( )
2 2
2
1 min 1 min 1 max 1 max
1 _
0
1
2 3
S N S N S N S N N
S N RMS
I I I I D
I d
pi α α α α α
α α
pi
+ +
= ∫  
 (2.130) 
Finally, the voltage across S1N for a given alpha obeys (2.131). 
 ( ) ( )_1 pk NEGS N IN VV V
n
α
α = +
  (2.131) 
2.3.8 Switch S2N 
The considerations made for S1N, regarding the duty cycle and the similarity 
between S1N and S1P are valid for S2N and S2P as well. Thus, the current IS2Nmin, is given 
by (2.132). 
 ( ) ( )( )( )
( )
2 min 21
o IN N
S N
s MN
I V D
I f LD
α α
α
α
= −
−
  (2.132) 
The maximum current value IS2Nmax, used to define the average and RMS 
current values in S2N, can be determined by (2.133). 
 ( ) ( ) ( )2 max 2 IN NS N S Nmin
s M
V D
I I f L
α
α α= +   (2.133) 
The average current value of IS2N results from the solution of (2.134). 
 ( ) ( ) ( )( ) ( )( )2 2 max 2 min2
0
11
2 2
S N S N N
S N
I I D
I d
pi α α α
α α
pi
+ −
= ∫   (2.134) 
The integral equation (2.135) is used to derive the RMS value of the current 
through S2N. 
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( ) ( ) ( ) ( ) ( )( ) ( )( )
2 2
22 2 max 2 max 2 min 2 min
2 _
0
1
2 3
S N S N S N S N N
S N RMS
I I I I DnI d
pi α α α α α
α α
pi
+ + −
= ∫  
 (2.135) 
The voltage on S2N for any given α is given by (2.136). 
 ( ) ( )2 _S N IN pk NEGV V n Vα α= +   (2.136) 
 
2.3.9 Small-signal Analysis for the Alternative Switching Strategy with Resistive Output 
Load 
From the Volt-second balance in the magnetizing inductances LM1 and LM2, 
one can obtain the equations (2.137) and (2.138). 
 ( ) ( ) ( ) ( ) ( )1 ' ALM I N v tv t d t v t d t
n
−
= +   (2.137) 
 ( ) ( ) ( ) ( ) ( )2 ' BLM IN v tv t d t v t d t
n
−
= +   (2.138) 
Applying small perturbations on (2.137) and (2.138) yields, respectively, 
(2.139) and (2.140). 
^ ^ ^
^ ^ ^ ^ ^ ^
1 1
1 ' '
LM LM A A A A
M IN IN IN IN
di d i V v V vL DV D Dv dV D d d v d
dt dt n n n n
     
      + = − + + − + + +       
     
 
 (2.139) 
 
^ ^
2 2
2
LM LM B B
M
dI d i V vL
dt dt n n
   
    + = − + −     
   
  (2.140) 
Ignoring second-order terms and knowing that the DC terms will vanish, on 
can determine the linearized small-signal equations (2.141) and (2.142). 
 
^ ^
^ ^ ^
1
1 '
LM A A
M IN IN
d i v VL D v d V D d
dt n n
= + − +   (2.141) 
 
^ ^
2
2
LM B
M
d i vL
dt n
= −   (2.142) 
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Applying the Laplace transform to (2.141) and (2.142) and neglecting 
perturbations on ^INv , results in (2.143) and (2.144), respectively. 
 
( ) ( ) ( ) ( )
^
^ ^ ^
1 1 '
A A
M LM IN
v s V
sL i s d s V D d s
n n
= − +
  (2.143) 
 
( ) ( )
^
^
2 2
B
M LM
v s
sL i s
n
= −
  (2.144) 
From the principles of capacitor charge balance, the equations (2.145) and 
(2.146) are obtained for CA and CB. 
 ( ) ( ) ( ) ( ) ( ) ( )10 0' LMCA i ti t d t i t d t i t
n
= − + −   (2.145) 
 ( ) ( ) ( ) ( ) ( ) ( )2 20 0( ) 'LM LMCB i t i ti t d t i t d t i t
n n
= + + +   (2.146) 
Equations (2.147) and (2.148) are determined by applying small perturbations 
to (2.145) and (2.146), respectively. 
 [ ]
^ ^ ^
^ ^ ^
1 1 2
2 0 0' '
A A LM LM LM
A S P
dV d v i I iC D I I D i d d
dt dt n n n
     
     + = − + − − + −
     
     
  (2.147) 
 
^ ^
^
2 2
0 0
B B LM LM
B
dV d v I iC I i
dt dt n n
   
    + = + + +     
   
  (2.148) 
As previously done, the DC and second-order terms are neglected, thus 
yielding equations (2.149) and (2.150). 
 ( ) ( ) ( ) ( )
^
^ ^ ^
1 1
0'
LM LM
A A
i s I
sC v s D i s d s
n n
= − −   (2.149) 
 
( ) ( ) ( )
^
^^
2
0
LM
B B
i s
sC v s i s
n
= +
  (2.150) 
Isolating ^1 ( )LMi s  in (2.143) and (2.149) result in (2.151) and (2.152), 
respectively. 
79 
 
 ( ) ( ) ( ) ( )
^^
^ ^
1
1 1 1
'
IN A A
LM
M M M
d s V v s Vi s D d s
sL sL n sL n
= − +
  (2.151) 
 
( ) ( ) ( ) ( )
^ ^
^ ^
0 1
1
' ' '
A ALM
LM
i s n sC v s nIi s d s
D D D
= + +
  (2.152) 
Substituting (2.151) into (2.152) yields (2.153). 
 
( ) ( ) ( )
2^ ^
1
02 2 2 2 2 2 2 2
'
' ' '
A
IN
M LM M
A
M o M o M o
V V nD
n sL nI sL n
v s d s i s
D s L C n D s L C n D s L C n
  +     
= − −   + + +  
 
  (2.153) 
Similarly, using (2.144) and (2.150) one can determine (2.154). 
 ( ) ( )
2^ ^
0 2 21
M
B
M o
sL n
v s i s
s L C n
 
=  + 
  (2.154) 
Considering that ( ) ( ) ( )^ ^ ^0 A Bv s v s v s= − , it is possible to derive (2.155). 
( ) ( ) ( ) ( )
2 2^ ^ ^
1
0 0 02 2 2 2 2 2 2 2 2 2
'
' ' ' 1
A
IN
M LM M M
M o M o M o M o
V V nD
n sL nI sL n sL n
v s d s i s i s
D s L C n D s L C n D s L C n s L C n
  +       
= − − −     + + + +    
 
 
 (2.155) 
Finally, the output current to duty cycle small-signal transfer function is given 
by (2.156). 
 
( )
( )
^
3 2
0 3 2 1 0
^ 4 3 2
4 3 2 1 0
i s B s B s B s B
A s A s A s A s Ad s
+ + +
=
+ + + +
  (2.156) 
 Where: 
 
3 2
3 M LMB n L I C=−  
 ( ) ( )22 1 M o IN AB n D L C V n V= − +  
 1 M LMB nL I=−  
 ( )( )0 1 IN AB D V n V= − +  
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4 2 2
4 M o oA n L C R=  
 
4 2
3 2 M oA n L C=  
 ( )2 22 2 2o M oA n R L C D D= − +  
 ( )2 21 2 2MA n L D D= − +  
 ( )20 2 1oA R D D= − +  
 
2.3.10 Small-signal Analysis for the Alternative Switching Strategy Coupled to an 
Output Voltage Source 
The small-signal analysis presented in section 2.3.9 considers the converter 
feeding a resistive output load. However, in order to operate connected to the utility 
line, the converter must be designed to operate injecting current into a voltage source. 
The coupling between the output filter of the converter with the voltage source is 
realized by adding L0 to the circuit. Figure 34 presents the circuit of the converter for a 
designed for grid connection, where VG represents a given value of the utility grid 
voltage, which can be treated as constant within a switching cycle. 
As mentioned in section 2.2.10, the output inductor L0 presented in Figure 34 
acts toward limiting the ripple in the current injected in the voltage source VG. 
 
Figure 34 – DC-AC flyback converter with differential output connection coupled to an output 
voltage source. 
Source: Self-authorship 
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The analysis is performed by analyzing either the output voltage as V0>0 or 
V0<0. However, in accordance to the circuit presented in Figure 34, the analysis 
presented in this section consider the positive semi-cycle of the output voltage. 
Similar to the circuit presented in Figure 27, the first operating stage of the 
converter connected to the utility line is presented in Figure 35. However, here the 
system has ^0Li  as another state to be considered in the dynamic analysis. The mesh 
analysis of the voltage on L0 gives a voltage value, in the first operating stage, as 
presented in equation (2.157). 
 0L A B GV V V V= − −   (2.157) 
 
Figure 35 - 1st operating stage - alternative switching coupled to an output voltage source.  
Source: Self-authorship 
Conveniently, the mesh analysis of the voltage on L0 during the second 
operating stage (Figure 36), presents the same sum of voltages described by equation 
(2.157). 
 
Figure 36 - 2nd operating stage - alternative switching coupled to an output voltage source.  
Source: Self-authorship 
Therefore, the voltage balance of the L0 inductance is given by (2.158). 
 ( ) ( )0 'L A B G A B Gv d t v v v d t v v v= − − + − −   (2.158) 
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 Applying small perturbations in (2.158) results in (2.159), where the DC and 
second-order terms and also variations of VG were neglected. 
 
^
^ ^
0
0
L
A B
d iL v v
dt
= −   (2.159) 
The Laplace transform of the equation (2.159) returns (2.160). 
 ( ) ( ) ( )^ ^ ^0 LM A BsL i s v s v s= +   (2.160) 
The equations that define the voltage balance on both magnetizing 
inductances LM1 and LM2, respectively presented in (2.137) and (2.138), remain the 
same. Therefore, their Laplace transforms are the same as well, as reintroduced, 
respectively, by equations (2.161) and (2.162).  
 ( ) ( ) ( ) ( )
^
^ ^ ^
1 1 '
A A
M LM IN
v s V
sL i s d s V D d s
n n
= − +   (2.161) 
 ( ) ( )
^
^
2 2
B
M LM
v s
sL i s
n
= −   (2.162) 
On the other hand, the current that defines the equations for the capacitors 
charge balance CA and CB, respectively, in (2.145) and (2.146) changes from I0 to IL0. 
Thus, resulting in (2.163) and (2.164), respectively. 
 ( ) ( ) ( ) ( ) ( ) ( )10 0' LMCA L Li ti t d t i t d t i t
n
= − + −   (2.163) 
 ( ) ( ) ( ) ( ) ( ) ( )2 20 0( ) 'LM LMCB L Li t i ti t d t i t d t i t
n n
= + + +   (2.164) 
Proceeding similarly, one can derive (2.165) and (2.166) from (2.163) and 
(2.164), respectively. 
 ( ) ( ) ( ) ( )
^
^ ^ ^
1 1
0'
LM LM
A A L
i s I
sC v s D i s d s
n n
= − −   (2.165) 
 ( ) ( ) ( )
^
^^
2
0
LM
B B L
i s
sC v s i s
n
= +   (2.166) 
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Overall, the small signal analysis of the converter connected to the utility line, 
presents five fundamental equations and five unknown variables, namely ( )^ 1LMi s , 
( )^ 2LMi s , ( )
^
Av s , ( )
^
Bv s  and 
^
0 ( )Li s , summarized in the system of equations presented in  
(2.167). It is considered in the analysis that LM1=LM2=LM and CA=CB=Co. 
 
( ) ( ) ( ) ( )
( ) ( )
( ) ( ) ( )
( ) ( ) ( )
( ) ( ) ( )
^ ^ ^ ^
1
^
^
2
^
^ ^ ^
1 1
0
^
^ ^
2
0
^ ^ ^
0 0
'
'
A
M LM A
B
M LM
LM LM
o A L
LM
o B L
L A B
V
sL i s d s E D v s d s
n
v s
sL i s
n
i I
sC v s D d s i s
n n
i s
sC v s i s
n
sL i s v s v s

= − +


 = −



= − −



= +


 = −


  (2.167) 
The desired control to output current transfer function is obtained by 
eliminating the unknown variables of the system of equations in (2.167), which returns 
the transfer function presented in (2.168). 
 
( )
( )
^
3 2
0 3 2 1 0
^ 5 4 3 2
5 4 3 2 1 0
Li s B s B s B s B
A s A s A s A s As Ad s
+ + +
=
+ + + + +
  (2.168) 
Where: 
 
2 3
3 1o M LMB C L n I= −   
 ( ) ( )2 22 1 1o M A o M INB C L D n V C L D n V= − + −   
 1 1M LMB L nI=−   
 ( ) ( )0 1 1A INB D V D nV= − + −   
 
2 2 4
5 0o MA C L L n=   
 4 0A =   
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 ( )22 4 2 23 0 02 1o M o M o MA C L n C L L D n C L L n= + − +   
 2 0A =   
 ( ) ( )2 22 21 01 1M MA L D n L n L D= − + + −   
 0 0A =   
2.4 CONCLUSION 
It is presented in this chapter a dc-ac bidirectional converter with differential 
output connection and two switching strategies. The converter is a differential 
connection of two dc-dc bidirectional converters designed to operate in high-
frequencies in order to generate a dc-ac high-frequency-isolated converter. The 
converter attends the initial proposal presented in Chapter 1, and subsequently 
introduced in section 2.1 of a single-stage high-frequency-isolated converter for grid 
connection. 
Two switching strategies are presented hereon. The first is the original 
switching strategy proposed by (CARDOSO, 2007), (CACERES e BARBI, 1999) and 
(CIMADOR e PRESTIFILIPPO, 1990), studied in depth. In addition, a new contribution 
is made in the control to output current transfer function of the converter connected to 
the utility grid. The second switching strategy has not been studied before and 
envisions improving the efficiency of the converter by means of reducing the RMS 
current of the switches in both windings of the flyback inductors. Also in this chapter, a 
transfer function of the duty-cycle-to-output-current for a linear load and another that 
presents the converter connected to the utility grid has been presented. All currents 
and voltages for all components of the circuit are studied in depth for both switching 
strategies. 
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3 DESIGN, SIMULATION AND EXPERIMENTAL RESULTS OF A DC-AC FLYBACK 
CONVERTER  
 
3.1 INTRODUCTION 
This chapter presents the project of the converter analyzed in Chapter 2. First, 
a design methodology is proposed in order to determine and satisfy the design 
requirements. Initial calculations based on the requirements shows that a single 
converter is able to handle both switching strategies. This procedure allows a fair 
comparison between both switching strategies as well as the authentication of the 
alternative switching strategy’s advantages. The calculated values in the design 
methodology are confirmed by means of numerical simulation and put into comparison 
for choice of components. Finally, experimental results are shown for open-loop 
operation and some considerations towards the dynamics of the converter are made. 
Figure 37 presents the sign conventions for voltages and currents adopted for 
the design of the dc-ac flyback converter. 
 
Figure 37 - DC-AC flyback converter with differential output connection. 
Source: self-authorship 
3.2 DESIGN METHODOLOGY 
The design methodology starts with the presentation of the requirements in 
Table 3, which are carried from one modulation to another, considering that the original 
intent is to share the same prototype. 
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Table 3 - List of project requirements. 
Input Voltage E   [V] 
RMS Output Voltage VoRMS   [V] 
Active Output Power Po    [W] 
Switch Frequency fs    [Hz] 
Coupled Inductor Current Ripple ΔIL   [%] 
Output Voltage Ripple ΔVo  [%] 
Coupled Inductor Turns Ratio n 
Source: Self-authorship 
 
Once the requirements are known, one can follow the steps of the scrip below 
to design the converter. 
- Determine the peak output voltage; 
- Calculate the duty cycle to obtain the required peak output voltage; 
- Calculate the magnetizing inductance based on the values for peak output 
power; 
- Calculate the output capacitance CA and CB; 
- Calculate the maximum voltage over CA and CB; 
- Calculate the average and RMS current values and the maximum voltage 
for the semiconductors. 
 
3.3 REQUIREMENTS SPECIFICATIONS 
Considering that the main goal of this thesis to design single-stage high-
frequency-isolated inverters for power grid connection, it has been chosen a small wind 
turbine simulator available at the laboratory of the Federal University of Technology of 
Paraná as power supply. An algorithm designed to simulate the behavior of a wind 
turbine controls the motor-generator setup that generates a rectified 70Vdc when its 
speed is set for maximum speed. The requirements of output voltage (127 VAC) and 
grid frequency (60 Hz) of the converter were adopted to match the voltage standard of 
the Paraná state in Brazil.  
Initially, a 1kW output power was considered, but further investigation revealed 
that such output power would lead to low efficiency, due to switching and conduction 
losses. In order to work with lower current levels, an output power of 500 W was 
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adopted. This decision allowed the converter to operate lower current levels, which 
ultimately lead to lower magnetizing inductances; therefore, a possible reduction in the 
leakage inductance. 
As well as the output power, the switching frequency had to be reduced once 
the switching losses were calculated. Initially stipulated as 100 kHz, concerns about 
the driver technology that would be used and switching losses that could potentially 
degrade the overall efficiency of the converter, led to the decision of reducing the 
switching frequency to 20 kHz. In addition, a potential high leakage inductance could 
do devastating damage to the converter in higher switching frequencies. 
As seen in equations (2.8) and (2.109), the higher the current ripple becomes, 
the lower the magnetizing inductance is. The same can be said about the switching 
frequency, where higher switching frequencies results in lower magnetizing 
inductances. Therefore, because of the switching frequency adjustment from 100 kHz 
to 20 kHz, a large current ripple had to be adopted for the coupled inductor. This 
allowed the converter to operate with smaller magnetizing inductances.  
The turns ratio of the flyback inductor were defined as n=1 in order to observe 
the same current efforts in all four switches and to reduce a potential issue caused by 
parasite and leakage inductances. This was considered an interesting point, where the 
best semiconductor technology is, by date, rated for voltage levels below 600V. On the 
other hand, there is the considerable disadvantage of not using the turns ratio of the 
coupled inductor as a way to boost the output voltage. Thus, the voltage conversion 
ratio of the converter relies solely on the duty cycle of the converter, as predicted in 
equations (2.3) and (2.100). Another limiting factor is that, the prototype had to be 
designed to operate with both switching strategies and perform with satisfactory 
efficiency levels for the purpose of comparison, which means that this requirement is 
not optimized for none of the switching strategies.  
Table 4 summarizes the requirements adopted for the design of the dc-ac 
flyback converter with differential output connection. 
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Table 4 – DC-AC flyback w/ differential output connection - 
requirements specifications. 
Input Voltage E 70 V 
RMS Output Voltage V0_RMS    127 V 
Output Voltage Frequency fr 60 Hz 
Active Output Power Po     500 W 
Switching Frequency fs    20 kHz 
Coupled Inductor Current Ripple ΔIL   50 % 
Coupled Inductor Turns Ratio n 1 
Source: Self-authorship 
 
Despite the active output power presented in Table 4 is 500 W, the maximum 
power processed by each semi-cycle is twice the desired average output power. 
Therefore, the actual active output power considered to calculate the values presented 
in Table 5 is 1 kW, which corresponds to the power processed when 2α pi=  and 
3 2α pi= . 
 
3.4 NUMERICAL SIMULATION 
This section presents the simulation results obtained for the complementary 
and alternative switching methods. The value of the components used for both 
simulations are presented in Table 5 and were calculated based on the requirements 
presented in Table 4. The calculations presented for the complementary switching 
strategy are presented in Appendix A, while the calculations for the alternative 
switching strategy are presented in Appendix B. 
The values presented in Table 5 confirms that the alternative switching 
strategy has the advantages of operating the same output power with smaller duty 
cycle and reduced RMS current in all four switches (i.e. S1P, S2P, S1N and S2N), although 
the magnetizing inductance calculated is higher for the alternative switching strategy. 
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Table 5 – DC-AC flyback w/ differential output connection - calculated values. 
 
Complementary SW1 Alternative SW2 Difference (Comp/Alt) 
Maximum Output Voltage 179.6 V 179.6 V ---- 
Maximum Duty Cycle 0.744 0.72 3.33 % 
Magnetizing Inductance 239.328 µH 253.704 µH -5.66 % 
Mag. Inductance Current 21.767 A 19.853 A 9.64 % 
Output Capacitors 3.974 µF 4.1 µF ---- 
Capacitors Max. Voltage  221.176 V 179.6 V 23.14 % 
Average Current (S1P) 3.571 A 3.571 A 0 % 
RMS Current (S1P) 8.941 A 7.548 A 18.45 % 
Max. Voltage (S1P) 273.664 V 249.605 V 9.638 % 
Average Current (S1N) 3.571 A 3.571 A ---- 
RMS Current (S1N) 8.941 A 7.548 A 18.45 % 
Max. Voltage (S1N) 273.664 V 249.605 V 9.638 % 
Average Current (S2P) 0 A 0 A ---- 
RMS Current (S2P) 6.636 A 5.777 A 14.86 % 
Max. Voltage (S2P) 273.664 V 249.605 V 9.638 % 
Average Current (S2P) 0 A 0 A ---- 
RMS Current (S2P) 6.363 A 5.777 A 14.86 % 
Max. Voltage (S2P) 273.664 V 249.605 V 9.638 % 
Source: Self-authorship 
3.4.1 Complementary Switching Strategy 
The simulated circuit for the complementary switching strategy is presented in 
Figure 38. All simulations were performed by power electronics simulation software 
PSIM®. 
 
Figure 38 - Simulation circuit - complementary SW 
Source: self-authorship 
                                            
1
 Calculations presented in Appendix A 
2
 Calculations presented in Appendix B 
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Figure 39 presents the simulation results for the output voltage of the converter 
and its FFT analysis. It is noticeable that the converter almost produces no additional 
harmonic content in open-loop without any duty cycle linearization. 
 
 
 
(A) (B) 
Figure 39 - Non-linearized output voltage. (A) V0. (B) FFT / THD. 
Source: self-authorship 
Figure 40 presents the step response of the non-linearized control to output 
current transfer function presented in section 2.2.9. The duty cycle step given to obtain 
the result presented was of D=0.05, which elevates the original duty cycle of D=0.744 
to D=0.794.  
 
Figure 40 – Validation of the non-linearized output-current-to-duty-cycle transfer function – 
step of 0.05 in D. 
Source: self-authorship 
For smaller duty cycle variations, the non-linearized transfer function presents  
more accurate response, as presented in Figure 41 for a duty cycle variation of D=0.02. 
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Figure 41 – Validation of the non-linearized output current to duty cycle transfer function - 
step of 0.02 in D. 
Source: self-authorship 
The duty cycle of the converter can be linearized, using the equation presented 
in (2.4) for a given voltage conversion ratio. For the requirements given in Table 4, the 
voltage conversion ratio, as presented in (2.169), is 2.566. 
 
0 179.6 2.566
70 1
Vq
En
= = =
×
  (2.169) 
The linearized duty cycle of the converter presents a waveform of the output 
voltage even more similar to a sinusoidal waveform, which reduces the already low 
harmonic content, as presented by Figure 42 (B). Figure 42 (A) shows the simulation 
result of the output voltage with the duty cycle linearized, using the equation given by 
(2.170).  
 ( ) ( ) ( )( )
2 22 4
2
q n q n
D
q
α α
α
α
− + +
=
  (2.170) 
The small signal linearized duty cycle of the converter is defined as the partial 
derivative of (2.170), given by (2.171). 
 
^ ^Dd q
q
∂
=
∂   (2.171) 
Substituting (2.170) into (2.171), results in (2.172). 
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  (2.172) 
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(A) (B) 
Figure 42 - Linearized output voltage. (A) V0. (B) FFT / THD. 
Source: self-authorship 
Therefore, for a given voltage conversion ratio, equation (2.172) returns the 
equivalent small signal variation of the duty cycle. The comparative response for a 
voltage conversion ratio of the linearized control to output current transfer function with 
the simulated circuit (Figure 38) is presented in Figure 43. The step given was of q=0.5. 
 
Figure 43 – Validation of the linearized output current to duty cycle transfer function - step of 
0.5 in q.  
Source: self-authorship 
Because of the superior results presented with the linearization of the duty 
cycle, the following waveforms presented hereon are waveforms of the converter 
operating with the linearization of the duty cycle by the angular variation of the voltage 
conversion ratio presented in (2.170). 
Figure 44 shows the PWM pulses of the complementary switching method for 
each resultant output voltage (V0). 
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(A) (B) 
Figure 44 – PWM command for (A) Positive semi-cycle (V0>0). (B) Negative semi-cycle (V0<0). 
Source: self-authorship 
Figure 45 presents the waveforms of the currents in all four switches for both 
semi-cycles of the output voltage. The similarity of the simulated waveforms and the 
theoretical (see Figure 16) confirms the assumptions made to obtain the equations 
presented in Chapter 2. 
(V0>0) (V0<0) 
  
  
  
  
Figure 45 - Simulated current waveforms in all four switches - complementary switching 
strategy. 
Source: self-authorship 
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 The maximum voltages for switches S1P and S2P are registered for V0>0 when
2α pi= . Figure 46 presents the waveforms of the voltage variation over switches S1P 
and S2P. These waveforms confirm the theoretical waveforms in Figure 16. 
  (A) (B) 
Figure 46 – Simulated voltages waveforms for V0>0 in (A) S1P. (B) S2P. - Complementary 
switching strategy. 
Source: self-authorship 
Similarly, the maximum voltages over switches S1N and S2N are registered for 
V0<0 when 3 2α pi= . Figure 47 presents the waveforms of the voltages over switches 
S1N and S2N for a maximum output voltage in the negative semi-cycle. 
  
(A) (B) 
Figure 47 - Simulated waveforms for V0<0 in (A) S1N. (B) S2N. - Complementary switching 
strategy. 
Source: self-authorship 
Table 6 presents the comparison of all the calculated values (using the 
proposed design methodology in section 3.2) with the results obtained via numerical 
simulation. These results were judged accurate enough to validate the calculations 
presented and for the purpose of comparison.  
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Table 6 – Complementary SW – comparison of results. 
   
Variable Calculated3 Simulated Difference (Calc./Sim.) 
RMS Output Voltage Vo_RMS 127 V 125.9 V 0.88 % 
Peak Output Voltage Vpk_POS(π/2) + ΔVo/2 203.664 V 196.7 V 3.55 % 
Avg. Output Current Io (π/2) 5.568 A 5.516 A 0.95 % 
Input Current Ie (π/2) 14.286 A 14.086 A 1.42 % 
Mag. Inductance Current IL (π/2) 21.767 A 21.387 A 1.78 % 
Peak Current (S1P) IS1P_max(π/2) 27.209 A 26.791 A 1.57 % 
Average Current (S1P) IS1P (02π) 3.571 A 3.507 A 1.83 % 
RMS Current (S1P) IS1P_RMS (02π) 8.941 A 8.747 A 2.22 % 
Max. Voltage (S1P) VS1P (π/2) 291.176 V 296.21 V -1.69 % 
Peak Current (S1P) IS1N_max(3π/2) 27.209 A 26.795 A 1.55 % 
Average Current (S1N) IS1N (02π) 3.571 A 3.508 A 1.8 % 
RMS Current (S1N) IS1N_RMS (02π) 8.941 A 8.75 A 2.19 % 
Max. Voltage (S1N) VS1N(3π/2) 291.176 V 296.21 V -1.69 % 
Peak Current (S2P) IS2P_max(π/2) 27.209 A 26.773 A 1.63 % 
RMS Current (S2P) IS2P_RMS (02π) 6.363 A 6.308 A 0.88 % 
Max. Voltage (S2P) VS2P(π/2) 291.176 V 296.18 V -1.68 % 
Peak Current (S2N) IS2N_max(3π/2) 27.209 A 26.795 A 1.55 % 
RMS Current (S2N) IS2N_RMS (02π) 6.363 A 6.308 A 0.88 % 
Max. Voltage (S2N) VS2N(3π/2) 291.176 V 296.21 V -1.69 % 
Source: Self-authorship 
 
For the analysis of the transfer function of the converter coupled to an output 
voltage source, it is necessary to understand that system described by the transfer 
function acts like an integrator. This characteristic is given by the term A0 in (2.99), 
which is always equal to zero. Therefore, when the transfer function is submitted to a 
step in the duty cycle, the response is integrated for infinity, as presented in Figure 48. 
 
Figure 48 – Complementary switching strategy – open loop step response of the transfer 
function of the converter coupled to an output voltage source. 
Source: self-authorship 
This response is an indication that the converter cannot operate connected to 
the utility grid in open loop. Therefore, in order to validate this transfer function, a 
simple PI controller, designed for the sole purpose of stabilizing the output was 
                                            
3
 Calculations presented in Appendix A 
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designed and simulated. The response of the converter and the transfer function in this 
simulation are presented in Figure 49.  
 
Figure 49 – Complementary switching strategy – closed loop step response of the transfer 
function of the converter coupled to an output voltage source. 
Source: self-authorship 
In this case, the small-signal duty cycle ( )^d s  has to be taken from the output 
of the controller, which is made by subtracting the duty cycle of the steady-state 
operation when the step is applied, leaving only the small variations of the duty cycle. 
This operation is depicted in Figure 50, where: ref is the current reference; step(ts) is 
the current step given in ts; C(s) is the controller; D/d is the operation performed; G(s) 
is the plant of the converter; DC(s) is the duty cycle as an output of the controller C(s); 
and Dst is the steady-state duty-cycle before the step.  
 
Figure 50 – Complementary switching strategy – small-signal duty cycle operation.  
Source: self-authorship 
 
3.4.2 Alternative Switching Strategy 
The simulated circuit of the converter operating with its alternative switching 
strategy is presented in Figure 51.  
97 
 
 
Figure 51 – Simulated circuit – alternative switching strategy. 
Source: self-authorship 
Figure 52 presents the output voltage of the converter and its FFT analysis. 
Through simulation it is noticeable that the alternative switching strategy presents 
higher harmonic content than the complementary switching strategy (Figure 39) in the 
third, fifth and seventh harmonics. 
 
 
 (A) (B) 
Figure 52 – Non-linearized output voltage (A) V0. (B) FFT / THD. Alternative switching 
strategy. 
Source: self-authorship 
The open loop transfer function of the alternative switching strategy is 
presented in Figure 53. The step response of the duty cycle to output current transfer 
function presents a better response, in terms of transitory behavior. In Figure 53 the 
difference of the average output current is 96 mA before the step and 208 mA after the 
step in the duty cycle. 
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Figure 53 – Non-linearized output current to duty cycle transfer function validation – step 
D=0.05. 
Source: self-authorship 
The duty cycle of the converter can be linearized in order to reduce the low 
frequency harmonics and correct the waveform of the output voltage to a sinusoidal 
form. As described for the complementary switching strategy, the duty cycle of the 
converter can be linearized for a given voltage conversion ratio q. Considering that the 
requirements for both switching strategies are the same, the value for q=2.566 
described in (2.169) is valid for the alternative switching strategy as well. The duty 
cycle of the converter for any given angle of α  is presented in (2.103) for switches S1P 
and S2P and in (2.104) for switches S1N and S2N. The simulation result of the output 
voltage obtained from the linearization of the duty cycle is presented in Figure 54. 
 
 
 
(A) (B) 
Figure 54 – Linearized output voltage (A) V0. (B) FFT. Alternative switching strategy. 
Source: self-authorship 
In comparison to the results presented in Figure 52, the simulated output 
voltage in Figure 54 presents a waveform that best resembles a sinusoidal waveform, 
which can be confirmed by the reduction of the harmonics in Figure 54 (B).  
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The linearization of the small-signal variations of the duty cycle 
^
d  is obtained 
by the partial derivative of equation (2.101) as presented in (2.171), which results in 
(2.173). 
 ( )
2^ ^
2
IN
A B IN
Vd q
V n V n V
 
=  
− +  
  (2.173) 
Therefore, for a given voltage conversion ratio q, (2.173) returns the equivalent 
duty cycle. Figure 55 presents a comparative response of the simulated circuit with the 
duty cycle to output current transfer function from a step of q=0.5. The difference before 
the step between the circuit and the transfer function is 96 mA and after the step is 
given, when the current settles, the difference goes to 109 mA.    
 
Figure 55 – Linearized output-current-to-duty-cycle transfer function validation – step of 0.5 
in q. 
Source: self-authorship 
Because the results were better with the linearization function, the results 
presented in this section are exclusive to this condition. 
Figure 56 shows the PWM pulses for all four switches in the simulated circuit 
and the equivalent response of the output voltage. It is noticeable that, in order to use 
the same output capacitors (CA and CB) in the converter, the output voltage ripple is 
bigger than the voltage ripple registered for the complementary switching strategy. This 
is due to the equation of the capacitor being dependent on the duty cycle and the duty 
cycle (for the same voltage conversion ratio) being lower in the alternative switching 
strategy. Under these circumstances, the output voltage varies from |153 V| to |201.4 
V|, registering a variation of |48.35 V| in both semi-cycles, as depicted in Figure 56. 
The output voltage ripple considered for the alternative switching strategy is 0 28%V∆ =  
while in the complementary it is 19.5%. 
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(A) (B) 
Figure 56 – PWM command for (A) positive semi-cycle (V0>0). (B) Negative Semi-cycle (V0<0). 
Source: self-authorship 
Figure 57 presents the waveforms of the currents in all four switches for the 
positive semi-cycle (A) and for the negative semi-cycle (B), both when the output 
voltage reaches its maximum. It confirms the theoretical waveforms presented to 
derive the equations for the current in the switches in section 2.2 Figure 16. 
V0>0 V0<0 
  
  
  
 
 
(A) (B) 
Figure 57 – Simulated current waveforms in all four switches – complementary switching 
strategy. (A) Positive Semi-cycle. (B) Negative Semi-cycle. 
Source: self-authorship 
Figure 58 shows the current in the magnetizing inductances, which proves that 
the alternative switching strategy operates in the continuous conduction mode (CCM) 
in both positive and negative semi-cycle. 
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 (A) (B) 
Figure 58 – Alternative switching strategy – simulated current waveforms of the magnetizing 
inductances (A) V0>0. (B) V0<0.  
Source: self-authorship 
 
Table 7 – Alternative SW – comparison of results. 
 
Variable Calculated4 Simulated Diff. (%) 
RMS Output Voltage Vo_RMS 127 V 125.8 V 0.96 % 
Peak Output Voltage Vpk_POS (NEG)+ ΔVo/2 204.03 V 204.93 V 0.43 % 
Quasi-Inst. Output Current Io (π/2) 5.568 A  5.547 A 0.38 % 
Input Current Ie 14.28 A 14.24 A 0.29 % 
Mag. Inductance Current IL (π/2) 19.85 A 19.81 A 0.21 % 
Cap. Peak Voltage  Va(π/2) / Vb(3π/2)  179.6 V 179.2 V 0.23 % 
Peak Current (S1P) IS1P_max (π/2) 24.81 A 24.8 A 0.05 % 
Average Current (S1P) IS1P 3.51 A 3.45 A 1.74 % 
RMS Current (S1P) IS1P_RMS 7.54 A 7.52 A 0.27 % 
Max. Voltage (S1P) VS1P (π/2) 274.03 V 271.11 V 1.08 % 
Peak Current (S1P) IS1N_max (3π/2) 24.81 A 24.26 A 2.27 % 
Average Current (S1N) IS1N 3.51 A 3.55 A 1.12 % 
RMS Current (S1N) IS1N_RMS 7.54 A 7.32 A 3.01 % 
Max. Voltage (S1N) VS1N (3π/2) 274.03 V 270.96 V 1.14 % 
Peak Current (S2P) IS2P_max (π/2) 24.81 A 24.76 A 0.21 % 
RMS Current (S2P) IS2P_RMS 5.77 A 5.76 A 0.18 % 
Max. Voltage (S2P) VS2P(π/2) 274.03 V 270.96 V 1.14 % 
Peak Current (S2N) IS2N_max (3π/2) 24.81 A 24.26 A 2.27 % 
RMS Current (S2N) IS2N_RMS 5.77 A 5.69 A 1.41 % 
Max. Voltage (S2N) VS2N(3π/2) 274.03 V 271.11 V 1.08 % 
Source: Self-authorship 
The transfer function of the converter coupled to an output voltage source is 
validated the same way it is for the complementary switching strategy. Similarly, in the 
alternative switching strategy the system acts like an integrator, which makes the 
converter instable for open loop operation. Figure 59 shows the step response of the 
transfer function. 
                                            
4
 Calculations presented in Appendix B 
102 
 
 
Figure 59 – Alternative switching strategy – open loop response of the transfer function of 
the converter coupled to an output voltage source.   
Source: self-authorship 
Because 0A  is zero in (2.168), the step response of the converter in open-loop 
tends to infinity. Therefore, as proposed for the complementary switching strategy, the 
step response of the transfer function is stabilized using a controller.  
A PI controller was designed to generate the step response presented in 
Figure 60, where the response of the circuit is compared to the response of the transfer 
function. From this comparison, it is possible to conclude that the response of the 
transfer function predicts with good fidelity the behavior of the converter.  
 
Figure 60 – Alternative switching strategy – closed loop response of the transfer function of 
the converter coupled to an output voltage source. 
Source: self-authorship 
For controlling and extracting the small signal variation of the duty cycle, the 
same scheme proposed in Figure 50 was used. 
 
3.4.3 Comparison of Simulation Results 
The simulation results presented for the complementary and alternative 
switching strategies, respectively, in Table 6 and Table 7 demonstrate relative 
accuracy with the calculated values. The average difference of the values displayed in 
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both tables are 2%. Therefore, considering this proximity between calculated and 
simulated parameters, Table 8 presents the difference of the results obtained by 
means of simulation between both switching strategies. This comparison confirms the 
prerogative of the alternative switching strategy of decreasing the RMS current values 
in the semiconductors of the circuit. 
Table 8 – Comparison of simulation results. 
 
Variable Complementary Alternative Diff. (%) 
RMS Output Voltage Vo_RMS 125.9 V 125.8 V 0.08 % 
Peak Output Voltage Vpk_POS(π/2) + ΔVo/2 196.7 V 204.93 V 4.01 % 
Avg. Output Current Io (π/2) 5.516 A 5.547 A 0.55 % 
Input Current Ie (π/2) 14.086 A 14.24 A 1.08 % 
Mag. Inductance Current IL (π/2) 21.387 A 19.81 A 7.97 % 
Peak Current (S1P) IS1P_max(π/2) 26.791 A 24.8 A 8.03 % 
Average Current (S1P) IS1P (02π) 3.507 A 3.45 A 1.66 % 
RMS Current (S1P) IS1P_RMS (02π) 8.747 A 7.52 A 16.32 % 
Max. Voltage (S1P) VS1P (π/2) 296.21 V 271.11 V 9.26 % 
Peak Current (S1P) IS1N_max(3π/2) 26.795 A 24.26 A 10.45 % 
Average Current (S1N) IS1N (02π) 3.508 A 3.55 A 1.18 % 
RMS Current (S1N) IS1N_RMS (02π) 8.75 A 7.32 A 19.54 % 
Max. Voltage (S1N) VS1N(3π/2) 296.21 V 270.96 V 9.32 % 
Peak Current (S2P) IS2P_max(π/2) 26.773 A 24.76 A 8.14 % 
RMS Current (S2P) IS2P_RMS (02π) 6.308 A 5.76 A 9.52 % 
Max. Voltage (S2P) VS2P(π/2) 296.18 V 270.96 V 9.31 % 
Peak Current (S2N) IS2N_max(3π/2) 26.795 A 24.26 A 10.45 % 
RMS Current (S2N) IS2N_RMS (02π) 6.308 A 5.69 A 10.87 % 
Max. Voltage (S2N) VS2N(3π/2) 296.21 V 271.11 V 9.26 % 
Non-linearized THD THD 0.09 % 0.26 % --- 
Source: Self-authorship 
  
3.5 CHOICE OF COMPONENTS AND PROTOTYPE BUILT 
Based on calculations and simulation results, this section highlights the main 
requirements adopted to choose the components for the prototype. It also presents the 
requirements adopted to make the flyback inductors and the winding procedure 
adopted. 
 
3.5.1 Switches 
The first requirement observed to choose the switches were the maximum 
voltages and currents during steady-state operation. According to the calculations, 
both maximum voltage and current values are registered for the complementary 
switching strategy, as presented in Table 9. As already mentioned in section 3.3, each 
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semi-cycle has to process 1 kW in order to average an output power of 500 W. 
Therefore, all calculated values presented are for 1 kW. 
The maximum current considered is 27.209 A and the maximum voltage is 
299.707 V. Based on these values, the semiconductor chosen for this application was 
the Infineon IKW40N65F5. Table 10 displays the main characteristics of this IGBT. 
 
Table 9 - DC-AC flyback converter with differential output connection – requirements for 
choice of switches.  
 Variable Complementary Switching5 Alternative Switching
6
 
Max. Voltage 
VS1P_max 299.707 V 274.031 V 
VS2P_max 299.707 V 274.031 V 
VS1N_max 299.707 V 274.031 V 
VS2N_max 299.707 V 274.031 V 
Peak 
Current 
IS1P_max  27.209 A 24.817 A 
IS2P_max 27.209 A 24.817 A 
IS1N_max 27.209 A 24.817 A 
IS2N_max 27.209 A 24.817 A 
Average / RMS 
Current 
IS1P / IS1P_RMS 3.571 A / 8.941 A 3.571 A / 7.548 A 
IS2P / IS2P_RMS 0 A / 6.363 A 0 A / 5.777 A 
IS1N / IS1N_RMS 3.571 A / 8.941 A 3.571 A / 7.548 A 
IS1N / IS2N_RMS 0 A / 6.363 A 0 A / 5.777 A 
Source: Self-authorship 
An estimative of switching and conduction losses for this IGBT is presented in 
Appendix C for the complementary switching strategy and in Appendix E for the 
alternative switching strategy. According to the calculations, between switching and 
conduction losses, a grand total of 16.278 W is expected to be dissipated during the 
operation of the converter in rated output power. 
 
Table 10 - IGBT IKW40N65F5 main characteristics. 
 Variable Datasheet Value 
Maximum Voltage VCE 650 V 
DC Collector Current IC = 25
oC 
IC = 100oC 
74 A 
46 A 
Pulsed Collector Current ICpuls 120 A 
Threshold Voltage VTH 1.25 V 
Source: Self-authorship 
 
                                            
5
 The values displayed in Table 9 for the complementary switching strategy are available on Appendix 
A. 
6
 The values displayed in Table 9 for the alternative switching strategy are available on Appendix B. 
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3.5.2 Output Filter Capacitors 
In this converter, because of the AC output of the converter, it is not possible 
to use electrolytic capacitors. Therefore, a reliable capacitor for these applications is 
the polypropylene capacitor. Based on the calculations presented in Table 6 and Table 
7, the rated voltage for these capacitors should be no smaller than 300 V. The 
capacitors chosen for the application was the polypropylene capacitor VISHAY MKP 
1840-1 and generic 1 µF/400 V polyester capacitors. Table 11 shows the details of the 
MKP 1840-1 capacitor. 
Table 11 - Capacitor VISHAY MKP1840. 
 Variable Datasheet Value 
Capacitance C 1 µF 
Rated Voltage UR 400 V 
Permissible AC Voltage UR_RMS 250 V 
Source: Self-authorship 
 
3.5.3 Flyback Inductor 
Table 12 presents the requirements from both switching strategies to build the 
flyback inductor. 
Table 12 - Flyback inductor requirements. 
 Variable Complementary Alternative 
AC Inductance LM1 / LM2 239.328 µH 253.715 µH 
Max. Current 
IS1P_max 27.209 A 24.817 A 
IS1N_max 27.209 A 24.817 A 
IS2P_max 27.209 A 24.817 A 
IS2P_max 27.209 A 24.817 A 
AC Primary RMS Current IS1P_RMS 8.941 A 7.548 A IS1N_RMS 8.941 A 7.548 A 
AC Secondary RMS Current IS2P_RMS 6.363 A 5.777 A IS2P_RMS 6.363 A 5.777 A 
Current Ripple ΔILM 10.884 A 9.927 A 
Turns Ratio n 1 1 
Switching Frequency fs 20k Hz 20k Hz 
Source: Self-authorship 
Because of the higher inductance value, the flyback inductor was designed by 
the requirements of the alternative switching strategy, with a margin in the current to 
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support the higher current of the complementary switching strategy. The whole design 
of the flyback inductor and its losses are presented in Appendix C. 
The winding technique adopted consists in winding half of each winding 
interchangeably in order to increase the practical coupling factor. Figure 61 illustrates 
the winding technique used to build the flyback inductor. 
 
Figure 61 – DC-AC Flyback converter with differential output connection - winding technique 
adopted for the construction of the flyback inductor. 
Source: Self-authorship 
3.5.4 Clamp Circuit 
To minimize the effects of hard switching, an RCD clamp is employed for each 
switch, as presented in the schematic of Figure 62. Considering that the maximum 
voltage on each switch is supposedly the same, as Table 9 indicates, the same diodes 
and resistors were initially applied for each switch. 
 
Figure 62 - RCD clamp. 
Source: Self-authorship 
It has been decided that the RCD clamp resistance would be adjusted 
throughout the initial tests, in order to combine converter performance and clamping 
voltage. As the experimental test were performed, the resistance of two 5 W 56 kΩ in 
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series proved to be the best solution for the allowable rated voltage of the switch that 
would less impact the efficiency of the converter. 
The clamp capacitors were specified to support the calculated voltage over the 
switches of a maximum of 307.5 V. Therefore, the capacitors used in the clamp circuit 
of S1P and S1N were polyester capacitors of 1 µF / 400 V. On the other hand, in the 
secondary (clamp circuit of S2P and S2N) it has been chosen polyester capacitors of 
470 ηF / 400 V. In the primary, the higher capacitance values are justified by the higher 
RMS current of the switches. 
The diodes chosen are the MUR460, whose average rectified current is 4 A, 
the peak reverse voltage is 600 V and the maximum instantaneous forward voltage is 
1.05 V at 150o C. 
 
3.5.5 Prototype 
Figure 63 presents the picture of the prototype built under the specifications 
presented in the previous sections of this chapter. 
 
Figure 63 – DC-AC flyback converter with differential output connection – prototype. 
Source: Self-authorship 
The test setup comprises of the following equipment: 
- Texas Instruments TMS320F28335 DSP: Used to generate the 
command pulses for the IGBTs; 
- Tektronix DP0754C oscilloscope: all waveforms and THD measurements 
presented; 
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- Yokogawa WT500 power meter: all efficiency measurements. 
 
3.6 EXPERIMENTAL RESULTS 
This section presents the open loop experimental results for both modulation 
strategies. Initially, it shows the prototype operating the complementary switching 
strategy. The linearized and non-linearized output are presented with a resistive load. 
Next the linearized duty cycle is tested for nonlinear loads. The same experiments are 
made for the alternative switching strategy. Finally, the efficiencies of both switching 
strategies are compared for both linear and nonlinear loads. 
 
3.6.1 Complementary Switching – Non-linearized Output 
Figure 64 shows the output voltage and current of the converter, trying to 
operate a specified load rated for output power. The RMS voltage values presented in 
Figure 64 is of 116.4 VRMS. Proportionally matching the design values, the RMS output 
current reached 3.072 A and the peak-to-peak value was 10.65 A.  
 
Figure 64 – Complementary SW - non-linearized Vo & Io. 
Source: Self-authorship 
As Figure 65 shows, the resultant voltage ripple of the output voltage in Figure 
64 was of 48 V, matching the values for which the converter was designed. 
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Figure 65 - Complementary SW - non-linearized voltage ripple. 
Source: Self-authorship 
Figure 66 shows the output current ripple as 1.072 A.  
 
Figure 66 - Complementary SW - non-linearized current ripple. 
Source: Self-authorship 
The acquisition shown in Figure 67 is the voltage across switch S1P. The 
overvoltage in this waveform is product of the energy stored in the parasite inductances 
in both the primary and secondary windings of the flyback inductor. For this application, 
the clamping voltage was set to protect the switches without degrading the overall 
efficiency of the converter, which means that the clamp circuit was set approximately 
for voltages of 600 V. Thus, the clamping voltage is not visible in the acquisition of the 
voltages on these switches.  
Figure 68 shows the voltage in S2P. The maximum voltage registered during 
this acquisition in S1P was 376.5 V and 293.8 V in S2P. 
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Figure 67 - Complementary SW non-
linearized - voltage on S1P. 
Source: Self-authorship 
Figure 68 - Complementary SW non-
linearized - voltage on S2P. 
Source: Self-authorship 
Figure 69 and Figure 70 present, respectively, the voltages on S1N and S2N. In 
this acquisition, the maximum voltage registered in S1N was 363.2 V and in S2N was 
301.2 V. 
 
 
Figure 69 - Complementary SW non-
linearized - voltage on S1N. 
Source: Self-authorship 
Figure 70 - Complementary SW non-
linearized - voltage on S2N. 
Source: Self-authorship 
 
3.6.2 Complementary Switching – Linearized Output 
According to section 3.4.1, a linearized output produces less harmonic content, 
ultimately leading to a lower THD. Therefore, the output voltage/current represents a 
better sinusoidal waveform. As Figure 71 shows, the converter reaches the desired 
127 VRMS output voltage. 
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Figure 71 - Complementary SW - linearized Vo. 
Source: Self-authorship 
Figure 72 presents the voltage ripple zoomed in the crest of the sinusoidal 
waveform of Figure 71. The markers in both images measure a maximum of 205.2 V 
and a minimum of 155.4 V, corresponding to a variation of ΔVo=49.8 V. This result 
shows good accuracy with the calculated and simulated values. 
 
 
 
Figure 72 - Complementary SW - linearized voltage ripple ΔVo. 
Source: Self-authorship 
The acquisition presented in Figure 73 shows the output current of the 
converter and confirms the calculated value of the RMS current. 
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Figure 73 - Complementary SW - linearized Io. 
Source: Self-authorship 
Figure 74 shows that both the output voltage and current obtained presents 
low harmonic distortion. The total harmonic distortion in the output voltage (V-THD) is 
1.9% and in the output current (I-THD) is 2 %, which is within the European norm IEC 
61000-3-2 (Class A) and the North-American norm IEEE 519 (below 5%).   
 
 
Figure 74 - Complementary switching strategy - total harmonic distortion. 
Source: Self-authorship 
Figure 75 presents the waveform previously presented in Figure 73 zoomed in 
to show the current ripple. The distance between the markers measure a ripple of 1.4 
A, which coincides with the simulated and calculated values shown in Table 6.  
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Figure 75 - Complementary SW - output current ripple  
Source: Self-authorship 
Figure 76 and Figure 77 show, respectively, the voltage on S1P and S2P. Both 
waveforms present the voltage on the switches when the output voltage is at its 
maximum, when 2piα = . The peak values in these acquisitions are 418.7 V in S1P and 
309.8 V in S2P. 
  
Figure 76 - Complementary SW linearized - 
voltage on S1P. 
Source: Self-authorship 
Figure 77 - Complementary SW linearized - 
voltage on S2P. 
Source: Self-authorship 
 
Figure 78 shows the moment when S2P turns off and S1P turns on while the 
output voltage is maximum in 2piα = .  
Similarly, Figure 79 shows when S1P is blocked and S2P turns on while the 
output voltage is maximum in 2piα = . 
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Figure 78 - Complementary SW linearized - S2P off / S1P on. 
Source: Self-authorship 
  
 
Figure 79 - Complementary SW linearized – S1P off / S2P on. 
Source: Self-authorship 
The voltages on S1N and S2N are shown, respectively, in Figure 80 and Figure 
81 for rated output power when the output voltage is at its negative peak. The 
maximum values in these acquisitions were 316.1 V on S2N and 393.6 V on S1N. 
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Figure 80 - Complementary SW linearized - 
voltage on S1N. 
Source: Self-authorship 
Figure 81 - Complementary SW linearized - 
voltage on S2N. 
Source: Self-authorship 
Figure 82 shows the moment when S1N turns off and S2N turns on. Similarly, 
Figure 83 shows the moment when S2N turns off and S1N turns on. Both acquisitions 
were performed when the output voltage were at its maximum in 3 2piα = . 
 
Figure 82 - Complementary SW linearized - S1N off / S2N on. 
Source: Self-authorship 
 
 
Figure 83 - Complementary SW linearized – S2N off / S1N on. 
Source: Self-authorship 
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3.6.3 Complementary Switching Strategy – Nonlinear Load 
As the experimentation progressed and the converter was performing well, a 
test with nonlinear load was carried out to test the converter’s bidirectionality. The 
tested load is a single-phase full-wave bridge rectifier, circuit of Figure 84, and was 
composed of a 1 mH inductor as LL and six electrolytic capacitors connected in parallel 
of 470 μF / 400 V as CL. The resistance RL is used to control the output power and limit 
the current. 
 
Figure 84 - Complementary SW linearized – nonlinear load 
Source: Self-authorship 
The resultant output voltage and current are presented in Figure 85. The 
unbalance of the converter operating such output load is clear. Although the RMS 
voltage is 127 V, the maximum current is 6.56 A in the positive semi-cycle and -8.32 A 
in the negative semi-cycle. This characteristic, however, tends to be minimized once a 
controller is designed and the converter operates in closed-loop. 
 
Figure 85 - Complementary SW linearized – nonlinear load output voltage and current. 
Source: Self-authorship 
The unbalance and high voltage levels at the output of the converter, 
prevented the experiments to go further than 350 W, as the output voltage in these 
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conditions were exceeding 190 V in the positive semi-cycle. In addition, the high 
harmonic distortion causes overheating in the components, particularly in the 
magnetics. 
However, the voltages on the switches are proportional to the output power. 
Therefore, despite the distortion on the waveforms, the maximum values are similar. 
Figure 86 shows the voltages on S1P and S2P zoomed-in the positive semi-cycle of the 
output voltage. The maximum values registered in this acquisition are 310 V on S2P 
and 462 V on S1P. It is noticeable the difference in these values, however, if not by the 
voltage surge on S1P when the switch blocks, the maximum values would be closer. 
 
Figure 86 - Complementary SW nonlinear load - voltage on S1P (100 V/div) and on S2P (100 
V/div). 
Source: Self-authorship 
The same observations are true for the voltages on S1N and S2N presented in 
Figure 87. In this acquisition, the voltage on S1N is 316 V and in S2N is 452 V in the 
negative semi-cycle when the voltage is maximum. 
 
Figure 87 - Complementary SW nonlinear load - voltage on S1N (100 V/div) and on S2N (100 
V/div). 
Source: Self-authorship 
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3.6.4 Alternative Switching Strategy – Non-linearized Output 
Figure 88 shows the alternative switching operating a linear load with a non-
linearized output. Similar to the non-linearized output voltage of the complementary 
switching strategy, the RMS output voltage only reached 97 VRMS. The markers on 
Figure 89 shows a voltage ripple of 73 V (V1=143V / V2=216). 
 
 
Figure 88 - Alternative SW - non-linearized 
Vo. 
Source: Self-authorship 
Figure 89 - Alternative SW – non-linearized 
voltage ripple ΔVo. 
Source: Self-authorship 
Figure 90 shows the non-linearized output voltage and current. Figure 91 
presents the current waveform zoomed-in with a ripple of 1.926 A. 
 
 
Figure 90 - Alternative SW - non-linearized 
Vo and Io. 
Source: Self-authorship 
Figure 91 - Alternative SW - non-linearized 
current ripple ΔIo. 
Source: Self-authorship 
Figure 92 and Figure 93 shows the voltage over the switches S1P and S2P for 
a peak positive voltage output.  
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Figure 92 - Alternative SW non-linearized 
voltage over S1P. 
Source: Self-authorship 
Figure 93 - Alternative SW non-linearized 
voltage over S2P. 
Source: Self-authorship 
Figure 94 shows voltage on S1P and S2P in the transition of zero output voltage. 
Similarly, Figure 95 shows the voltage on S1N and S2N in the transition of zero output 
voltage.  
 
 
Figure 94 - Alternative SW non-linearized 
transition negative/positive semi-cycle. 
Source: Self-authorship 
Figure 95 - Alternative SW non-linearized 
transition positive/negative semi-cycle. 
Source: Self-authorship 
Figure 96 and Figure 97 show the voltages, respectively, on S1N and S2N, when 
the output voltage is at its maximum in 3 2piα = , therefore in the negative semi-cycle. 
 
 
Figure 96 - Alternative SW non-linearized - 
voltage on S1N. 
Source: Self-authorship 
Figure 97 - Alternative SW non-linearized - 
voltage on S2N. 
Source: Self-authorship 
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3.6.5 Alternative Switching – Linearized Output 
Once the output is linearized, the converter operates at its rated output power 
of 500 W and both output voltage and current represents a sinusoidal waveform. Figure 
98 shows the output voltage of the converter in 127 VRMS. The voltage ripple in Figure 
99 is higher than the calculated because the prototype uses an equivalent output 
capacitance of 3 µF, which should give a ripple of 67.35 V. In this acquisition, the 
voltage ripple is 73 V. 
 
 
Figure 98 - Alternative SW linearized output 
voltage Vo. 
Source: Self-authorship 
Figure 99 - Alternative SW linearized Vo - 
voltage ripple ΔVo. 
Source: Self-authorship 
Figure 100 shows the output current of the converter operating a resistive load. 
In this acquisition, the output power of the converter was 528 W, which explains why 
the RMS current in this figure is 4.149 A. The calculated value for a similar output 
power returns 4.157 A, which indicated good accuracy of calculations. Figure 101 
presents the waveform from Figure 100 zoomed-in to show the ripple of the output 
current at 1.949 A. 
 
 
Figure 100 - Alternative SW linearized 
output current Io. 
Source: Self-authorship 
Figure 101 - Alternative SW linearized Io - 
current ripple ΔIo. 
Source: Self-authorship 
Figure 102 shows that both output voltage and current in the alternative 
switching strategy presents small harmonic distortion. However, even though this 
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switching strategy is still within both norms IEC 61000-3-2 (Class A) and IEEE 519 
(below 5%), both values are higher than the results obtained for the complementary 
switching strategy, presented in Figure 74.  
 
Mode IEC 61000-3-2 
Equipment Class Class A 
VRMS(V) 129,69  
IRMS(A) 4,108  
Line Frequency 60.03 Hz 
True Power(W) 528,2 
V-THD(%) 2,69 
I-THD (%) 2,57 
 
Figure 102 - Alternative switching strategy - total harmonic distortion. 
Source: Self-authorship 
The waveform presented in Figure 103 and Figure 104 show the voltage 
measured, respectively, on S1P and S2P when the output voltage is at is maximum in 
2
piα = . The peak voltage registered in this acquisition is 382.8 V for S1P and 283.1 V 
in S2P. It is noteworthy that the peak voltage values of the alternative switching strategy 
are smaller in comparison to the complementary switching strategy, thus confirming 
the predictions made via calculation and simulation (see Table 8and Table 9).  
 
 
Figure 103 - Alternative SW linearized output 
- voltage on S1P. 
Source: Self-authorship 
Figure 104 - Alternative SW linearized output 
- voltage on S2P. 
Source: Self-authorship 
Figure 105 shows the juxtaposition of the voltage on S1P and S2P when S1P 
turns off and S2P turns on. This acquisition was made when the output voltage is at its 
maximum for  2
piα =
, therefore, in the positive semi-cycle. 
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Similarly, Figure 106 shows the voltage on S2P when it turns off and in S1P 
when it turns on. This acquisition was made when the output voltage is at its maximum 
for 
3
2
piα =
, therefore, in the negative semi-cycle. 
 
Figure 105 - Alternative SW linearized – S1P off / S2P on. 
Source: Self-authorship 
 
Figure 106 – Alternative SW linearized – S2P off / S1P on. 
Source: Self-authorship 
Figure 107 and Figure 108 show the voltage measurements on S1N and S2N, 
respectively, when the output voltage is at is maximum in 3 2piα = . The maximum 
voltage values registered in this acquisition on S1N is 356.1 V and on S2N is 289.9 V. 
 
 
Figure 107 - Alternative SW linearized output 
- voltage on S1N. 
Source: Self-authorship 
Figure 108 - Alternative SW linearized output 
- voltage on S2N. 
Source: Self-authorship 
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3.6.6 Alternative Switching Strategy – Nonlinear Load 
The successful results presented thus far for the alternative switching strategy 
were considered satisfactory enough to assume that the bilinearity of the converter 
could be tested. Therefore, for the operation with nonlinear loads, the duty cycle of the 
converter had to be linearized, as the voltage spikes were too high when it was not. 
The resultant output voltage and current for a nonlinear load are presented in Figure 
109. 
 
Figure 109 – Alternative SW nonlinear load – output voltage and current. 
Source: Self-authorship 
Although in smaller scale, the unbalance of the current in this switching 
strategy is still present. In this case, the maximum current in Figure 109 is 6.169 A and 
the minimum is -7.853 A. 
 
3.6.7 Efficiency Tests 
During the experiments, the efficiency of the converter was tested. The 
calculated curves in Figure 110 show that the approximations made to determine each 
component losses gave a close overview of what happens in the prototype. Further 
analysis on the losses generated by the RCD clamp circuit can be made to 
approximate the calculated curve with the actual experiment even more. All 
calculations made to obtain the curves are presented in Appendix C (complementary 
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switching strategy) and Appendix E (alternative switching strategy) and were 
performed using only information available in the datasheet of the components.    
As the experiments were performed, an efficiency curve was obtained for 
every tenth of the rated output power. These results are put into perspective with the 
calculated efficiency values, represented by the dashed lines, in Figure 110. In the 
complementary switching strategy, the values averaged a difference of 0.5 % from the 
calculated values to the experimental results in the range of 100 W to 500 W. In this 
case, all calculated values are higher than the experimental test results. The average 
difference in the alternative switching strategy is -0.5 % in the range of 50 W to 500 W. 
It is noteworthy that the curve described by the experimental results crosses the curve 
of calculated values in 450 W and, from this point onwards, tends to distance itself from 
the calculated curve. This is due to the oversizing of the conduction losses in the 
calculations. Thus, as the output power increases, the switching losses become more 
expressive, causing the crossing of the curves. 
Overall, in the experimental test results, the alternative switching strategy 
presents an efficiency that varies from 2% to 2.6% higher than the complementary 
switching strategy. These results confirm the initial premise of the alternative switching 
strategy, showing that the reduction of the RMS current values and maximum voltages 
in all semiconductors are indeed a strong indicator of efficiency improvement. 
 
Figure 110 – Efficiency of the DC-AC flyback converter with differential output connection – 
linear load. 
Source: Self-authorship 
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Figure 111 compares the experimental test results obtained from both 
switching strategies for linear and nonlinear loads. Although the tests performed with 
nonlinear load for both switching strategies had to be aborted when the output power 
reached 350 W, their respective curves show good fidelity to the curve obtained with 
linear loads.  
 
Figure 111 - DC-AC flyback converter with differential output connection – efficiency 
comparison between linear and nonlinear loads 
Source: Self-authorship 
 
3.7 CONCLUSION 
The converter presented in this chapter is an attractive alternative for a single-
stage dc-ac converter. The open-loop results indicate that this converter is a well-
suited off-line solution for simple applications that does not require closed-loop control 
as well as good potential for grid connection applications.  
As expected, the alternative switching strategy increases the efficiency of the 
converter, presenting an average efficiency of 86.4 % in rated output power. It is 
noteworthy, that it would be necessary two converters with 93 % of efficiency to 
process the same output power in a two-stage configuration. It was verified that the 
superiority of the efficiency levels were achieved not only because of the reduced RMS 
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currents in all semiconductors, but also by the significant reduction of the voltage 
spikes, particularly on S1P and S1N. 
On the other hand, the same prototype operating the complementary switching 
strategy presents an average efficiency of 83.4 % for rated output power. Although the 
results are not as satisfactory, once put into the perspective of a two-stage 
configuration, it would require two converters operating with an average power 
efficiency of 91.3 % to produce the same overall result. 
A setback of this topology, regardless of the switching strategy used, is that 
the hard switching causes a considerable voltage surge in both switches on the primary 
windings of the flyback inductors. In a bid to improve the efficiency, the converter was 
tested using the MOSFET SPW47N60C3 and better results were achieved, peaking 
an efficiency of 88.1 % for rated output power for the alternative switching strategy. 
However, issues with the driver technology used did not allow the converter to operate 
smoothly, causing shut down events as the magnetics heat up. It is important to call 
attention to the potential of the converter if better switches and driver technologies are 
implemented or if the turns ratio of the flyback inductor is used in favor of one or another 
switching strategy. It is still worth mentioning that, during the tests performed with 
nonlinear loads, the observed unbalanced output needs to be investigated as to 
whether it is an intrinsic characteristic of the prototype built, which can be minimized 
with a controller in closed-loop operation, or if it is intrinsic to the topology/switching 
strategies tested. Part of this behavior can be observed with linear loads; however, this 
problem was emphasized with nonlinear loads. 
At this point, some new considerations had to be made towards the sequence 
of this research. On the one hand, original contributions, such as the alternative 
switching strategy and the transfer functions of the converter coupled to an output 
voltage source for both switching strategies were performed and validated by means 
of simulation. On the other hand, the efficiency levels demonstrated by the converter 
were not considered overwhelmingly satisfactory, to the point of investing a 
considerable amount of time to perform the connection of the converter to the utility 
grid. 
Consequently, the direction adopted for the progress of this research was 
towards a new single-stage topology capable of solving the problem caused by the 
voltage surge in the primary windings of the flyback inductors, as an attempt to 
increase the power efficiency levels. The purpose of this new converter is to study a 
127 
 
new topology with potential of being integrated to the utility grid and operating in higher 
switching frequencies by means of soft-switching techniques. Chapter 4 presents the 
static analysis, currents and voltages in all components and control to output transfer 
function.  
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4 ACTIVE-CLAMPING SINGLE-STAGE FLYBACK CONVERTER 
 
The flyback converter is a topology that offers simplicity of design and ease of 
control while keeping a low component count. In Chapters 2 and 3, the dc-ac flyback 
converter presented confirms the simplicity of design that the topology can offer as an 
alternative for grid-tied converters. However, because of the voltage spikes caused by 
the leakage inductance and hard switching of the main switch, which often leads to 
reduced efficiency levels; usually, the converter is restricted to applications of low 
output power. This phenomenon is shown in Figure 67 and Figure 69 for the 
complementary switching strategy and in Figure 103 and Figure 107 for the alternative 
switching strategy. As an alternative to solve this problem, many authors have 
researched different ways to clamp the voltage spike at the main switch, while others 
invest in soft-switching techniques. This chapter presents an active-clamping circuit to 
reduce the voltage spikes, offering zero voltage switching (ZVS) for the main switch.  
 
4.1 INTRODUCTION 
From all possible uses of a flyback converter as a single-stage dc-ac converter, 
simply known as flyback inverter, one particular inverter base topology has attracted 
special attention from the research community7. 
For renewable energy applications, mainly for solar energy applications, 
simple bidirectional approaches have been explored, as presented in (SUKESH, 
PAHLEVANINEZHAD e PRAVEEN, 2013), (SARANYA e CHANDRAN, 2015) and in 
Figure 112. In these cases, similar to the flyback converter presented in Chapter 3, the 
leakage inductance is a problem that can cause overvoltage across the switches as 
the main transistor turns off, potentially causing the destruction of the switch or, in 
contrast, oversizing the switch to bear the overvoltage.  
RCD clamps can address this problem offering a direct and simple solution, 
although resulting in reduced levels of efficiency. In this case the energy stored in the 
                                            
7
 (KASA, IIDA e CHEN, 2005), (MUKHERJEE, PAHLEVANINEZHAD e MOSCHOPOULOS, 2014), 
(ABRAMOVITZ, CHIH-SEHNG e SMEDLEY, 2013), (ABRAMOVITZ, HEYDARI, et al., 2014), 
(SARANYA e CHANDRAN, 2015), (MO, CHEN, et al., 2011), (KIM, KIM, et al., 2011), (JOHNY e 
SHAFEEQUE, 2014), (IIDA e BHAT, 2005), (SHIMIZU, WADA e NAKAMURA, 2006) 
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leakage inductance ends up dissipated as heat, resulting in significant power loss, as 
affirmed by (IIDA e BHAT, 2005) and exemplified by the prototype built for the 
experimental results presented in Chapter 3.  
 
Figure 112 - Bidirectional flyback inverter. 
 Source: Self-authorship 
In (IIDA e BHAT, 2005) and Figure 113, a flyback inverter that reduces the 
leakage inductance effect in the main switch is proposed. The technique, called 
switched snubber circuit or primary current steering, makes use of the leakage 
inductance of the flyback inductor to achieve zero voltage transition in the main switch. 
The prototype build in this case operates with a 30 V of input voltage, 100 V of output 
voltage, switched at 50 kHz and output power of 100 W. While connected to the utility 
grid, the efficiency with 70 W of output power is approximately 84 %. 
 
Figure 113 - Flyback inverter with LC snubber. 
Source: Self-authorship 
In order to improve the efficiency of the topology even further, in 
(ABRAMOVITZ, CHIH-SEHNG e SMEDLEY, 2013), (VARTAK, ABRAMOVITZ e 
SMEDLEY, 2014) and (MUKHERJEE, PAHLEVANINEZHAD e MOSCHOPOULOS, 
2014) a regenerative snubber circuit is proposed. By adding an auxiliary winding to the 
flyback inductor, the leakage inductance can be used to achieve soft switching. The 
main advantage of this technique is that it does not need an additional discrete 
inductor, sparing area in the PCB while achieving better performance levels. In 
(MUKHERJEE, PAHLEVANINEZHAD e MOSCHOPOULOS, 2014), a prototype is 
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presented with an input voltage of 45 VDC, output voltage of 110 VRMS and restricted to 
a maximum output power of 100 W. The specific switching frequency as well as the 
efficiency levels registered were not reported. Figure 114 shows the topology of the 
inverter studied by (MUKHERJEE, PAHLEVANINEZHAD e MOSCHOPOULOS, 
2014). 
 
Figure 114 - Flyback inverter with regenerative snubber. 
Source: Self-authorship 
In this chapter, an active-clamping circuit for the flyback inverter operating in 
continuous conduction mode (CCM) is presented. The inverter makes use of an 
additional discrete inductor in the primary winding to achieve ZVS on both switches of 
the circuit. Theoretically, the switches in the circuit of the secondary windings can also 
achieve ZVS during the zero voltage transition of the ac output. The switching strategy 
adopted is a high frequency complementary switching between the main and the 
auxiliary switches (S1 and SG), and grid frequency for the switches in the secondary 
windings of the converter. The circuit of the proposed inverter is presented in Figure 
115. It is worth noting that this topology is not bidirectional as the previous structure 
presented in Chapters 2 and 3 were. This is due to a design choice of operating with 
only four switches, considering that a bidirectional topology would require the diodes 
DP and DN to be replaced for switches. 
 
Figure 115 - Active-clamping flyback inverter. 
Source: Self-authorship 
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4.2 SWITCHING STRATEGY 
Figure 115 presents the main circuit configuration of the single-stage active-
clamping dc-ac flyback converter. The circuit consists of two switches in the primary 
winding, being S1 the main switch and SG the auxiliary; a flyback inductor with its 
magnetizing inductance LM and turns ratio of 1:n; a discrete auxiliary switching inductor 
LG; and an auxiliary capacitor for active-clamping CG. In the secondary windings, there 
are two blocking diodes DP and DN; two control switches SP and SN; and a capacitor 
CO acting as output filter. 
Switches S1 and SG are switched complementarily, so that the converter 
operates in CCM. Switches SP and SN provide the path to the output ac current, in 
order to generate positive and negative semi-cycles, respectively. Figure 116 presents 
one switching cycle of the switching strategy adopted for this converter. In Figure 116 
(A), the output voltage of the converter is in the positive semi-cycle due to the 
command in SP. The semi-cycle of the converter changes to negative when SP is turned 
off and SN is turned on, as in Figure 116 (B).  
  
(A) (B) 
Figure 116 - Active clamp flyback inverter - switching strategy (A) for V0>0 (B) for V0<0. 
Source: Self-authorship 
4.3 OPERATING STAGES 
To simplify the analysis of the inverter, all semiconductors are considered 
ideal, the flyback inductor is modeled as an ideal transformer with its magnetizing 
inductance represented by LM and turns ratio of 1:n. Both secondary windings of the 
inductor have the same number of turns. 
In the first operating stage (see Figure 117), switch S1 is turned on. Therefore, 
the input voltage VIN charges the magnetizing and clamp inductances, respectively LM 
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and LG, as the current circulates through S1. Diode DP blocks the output voltage VO, 
while the output capacitor Co discharges itself to the output load. 
 
Figure 117 - Active-clamping flyback converter - first operating stage V0>0. 
Source: Self-authorship 
The second operating stage begins when S1 is turned off. The current in LG 
finds its way through C1 and CSG, charging and discharging them, respectively. This 
stage ends as soon as the voltage across SG reaches zero. Figure 118 shows the 
equivalent circuit for the second operating stage.  
 
Figure 118 - Active-clamping flyback converter – second operating stage V0>0. 
Source: Self-authorship 
The third stage (Figure 119) starts when DG becomes forward biased. In such 
condition, the current through LG is directed to the clamping capacitor CG, thus enabling 
the circuit to recover the energy stored in this element. It is noteworthy that SG must 
be turned on during this stage to guarantee ZVS condition for this component. This 
stage lasts until the current through LG reaches zero.  
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Figure 119 - Active-clamping flyback converter - third operating stage V0>0. 
Source: Self-authorship 
Considering that the current in LG tends to zero during the third operating 
stage, SG has to turn on to start the fourth operating stage before the current becomes 
null, allowing it to assume negative values. During the fourth operating stage, SP and 
DP are still turned on, discharging the current of the magnetizing inductance in the 
secondary winding and to the output load. Figure 120 presents the equivalent circuit 
of the converter during this operating stage. 
 
Figure 120 - Active-clamping flyback converter - fourth operating stage V0>0. 
Source: Self-authorship 
The withdrawal of the command pulse from SG starts the fifth operating stage 
(see Figure 121). In order to preserve its continuous behavior, the current in LG starts 
flowing through C1 and CSG, discharging and charging them, respectively. When the 
voltage across S1 becomes null, this stage is finished. 
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Figure 121 - Active-clamping flyback converter - fifth operating stage V0>0. 
Source: Self-authorship 
At the beginning of the sixth stage (Figure 122), D1 becomes forward biased. 
When this operating stage begins, the current in LG is at its minimum value on the up 
turn to zero and positive values, offering ZVS condition to S1 as the current circulates 
through C1. Therefore, as soon as the current though LG becomes null, this stage ends. 
 
Figure 122 - Active-clamping flyback converter - sixth operating stage V0>0. 
Source: Self-authorship 
As the current in LG reaches zero, the seventh operating stage begins (Figure 
123). Since the value of the current in LG is lower than the current in LM, DP remains 
forward biased. When these currents become equivalent, DP blocks and finishes this 
stage. 
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Figure 123 - Active-clamping flyback converter - seventh operating stage V0>0. 
Source: Self-authorship 
4.4 STATIC ANALYSIS 
Figure 124 presents typical waveforms within a switching cycle for both the 
active clamp inductor and magnetizing inductance currents and voltages, respectively, 
ILG, VLG, ILM and VLM, as well as the current IDP in the blocking diode DP. The waveforms 
presented consider the converter’s operation as an output voltage step-up operating 
in continuous conduction mode. The values presented in these waveforms are 
obtained from the mesh analysis of the equivalent circuit for each operating stage, 
which are important to determine the duration of the operating stages.  
To simplify the analysis of the converter, the second and fifth operating stages 
are taken out of the analysis due to its low contribution in terms of voltage and current 
variations and for its short duration. The sum of the operating stages where S1 is turned 
on corresponds to the total time in which DTs has been attributed, in this case the first, 
sixth and seventh operating stages, as given by (4.1). 
 1 6 7 st t t DT∆ +∆ +∆ =   (4.1) 
For Ts is the switching period, established by the switching frequency fs. The 
remaining operating stages in one switching cycle corresponds to (1-D)Ts, thus 
resulting in (4.2). 
 ( )3 4 1 st t D T∆ + ∆ = −   (4.2) 
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Figure 124 - Typical operating waveforms for the positive semi-cycle. 
Source: Self-authorship 
Due to the variation of the current in the magnetizing inductance in one 
switching period, it is crucial to define the length of each operating stage so the 
converter can operate within certain requirements. 
The voltage on the auxiliary inductance LG, presented in Figure 124 and 
transcript to (4.3), can define the duration of the first operating stage. 
 LG IN LMV V V= −   (4.3) 
Where VIN is the input voltage, VLM and VLG are the voltages on the 
magnetizing (LM) and auxiliary inductances (LG), respectively, during the first operating 
stage. Considering that LL
diV L dt= , the time variation of the first operating stage, 
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based on the current in the auxiliary inductance, presented in (4.3), is defined as given 
by (4.4). 
 
( )
( )
2 1
1
1
G L L
IN LM
L I I
t
V V t
−
∆ =
− ∆
  (4.4) 
In (4.4), IL1 and IL2 are the two currents identified in Figure 124 for ILM and ILG 
in the first operating stage. 
Neglecting the time variation of the second operating stage makes the duration 
of Δt3 and Δt4 equal, because the voltage over the auxiliary and magnetizing 
inductance are equal during both operating stages. Considering that the sum of both 
third and fourth operating stages results in the total time in which S1 is turned off, the 
time length of each operating stage corresponds to half the time where SG is turned 
on. Therefore, Δt3 and Δt4 are defined as given by (4.5). 
 
( )
3 4
1
2 s
D
t t f
−
∆ = ∆ =   (4.5) 
The duration of the seventh operating stage is taken from the variation of the 
current in the magnetizing inductance presented in Figure 124 and transcript to (4.6). 
 ( ) 07LG IN VV t V n∆ = +   (4.6) 
From (4.6), the relationship LL diV L dt= defines the time variation of the seventh 
operating stage as given by (4.7). 
 
1
7
0
G L
IN
L I
t VV
n
∆ =
+
  (4.7) 
The duration of the sixth operating stage, is obtained by substituting equations 
(4.4) and (4.7) in (4.1). This operation results in (4.8). 
 
0 0
6
02
IN
s IN
V VV D D
n nt
Vf V
n
+ −
∆ =
 + 
 
  (4.8) 
Once the duration of each operating stage is known, important variables that 
define the operation of the converter must be defined, such as the current variations 
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on the magnetizing inductance, used to determine the duration of the operating stages. 
The analysis of the circuit during the first operating stage indicates that the current 
flowing through the magnetizing inductance is the same current that flows through the 
auxiliary inductance (see Figure 117). Equation (4.9) shows the relation of this current 
in the first operating stage.  
 
L G L MI I=   (4.9) 
Concerning the voltages during the first operating stage, (4.10) shows the 
relationship of the voltages across LM, LG and the input voltage. 
 LG LM INV V V+ =   (4.10) 
As a function of voltages and inductances, equation (4.9) can also be written 
as given by (4.11). 
 
LG LM
G M
V V
L L
=
  (4.11) 
Using (4.10) in (4.11) the voltages VLG and VLM are, respectively, defined in 
(4.12) and (4.13). 
 
G IN
LG
G M
L VV
L L
=
+
  (4.12) 
 
M IN
LM
G M
L VV
L L
=
+
  (4.13) 
Once the equations that determine the voltage values in the magnetizing and 
auxiliary inductances during the first operating stage are known, the currents IL1 and 
IL2 from Figure 124 are obtained from the inductor’s voltage equation. Therefore, 
considering that ( )2 1
1
L LLG
G
I IV
L t
−
= ∆ , another expression that defines Δt1 is obtained 
as given by (4.14). 
 
( )( )2 1
1
L L G M
IN
I I L L
t
V
− +
∆ =   (4.14) 
The current IL2, presented in (4.15) is obtained by substituting (4.7), (4.8) and 
(4.14) in (4.1). 
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( )
( )
1 0 0
1
0
2
0
G L
IN IN G M IN L
s IN
L
IN G G M IN
D L I V VV V L L V I
n nVf V
nI
VV L L L V
n
 
    
− + + + +         +
 
=
 + + + 
 
  (4.15) 
The unknown variable IL1 from equation (4.15) is obtained from the principles 
of the Volt-second balance in LM, which reads as in (4.16). 
 ( ) 0 0 0 01 3 4 6 7 0IN LG V V V Vt V V t t t tn n n n− − − −       ∆ − + ∆ + ∆ + ∆ + ∆ =                 (4.16) 
From this point onwards, in order to simplify the equations presented, the 
inductance factor in (4.17) is used.  
 
G
M
L
L
λ =
  (4.17) 
The variable 1LI  is then obtained from (4.16) by performing the substitution of 
Δt1 as presented in (4.14), Δt3 and Δt4 as in (4.5), Δt6 as in (4.7), Δt7 as in (4.7), IL2 as 
in (4.15) and finally VLG as in (4.12). It is noteworthy that VLG in (4.16) refers to the 
average voltage over LG only during the first operating stage. The current IL1 is defined 
as given by (4.18) 
 
( ) ( )
22
0 0 0 0 0
1
0 0
2 1
2
IN IN IN
L
s G M IN
V V V V VV D D D V V
n n n n n
I
V Vf L L V
n n
λ
λ
     
− + − + + − +         
=
  + +  
  
  (4.18) 
Once the variable IL1 is known, the current IL2 defined in (4.15) can be re-written 
as presented in (4.19). 
 
0 0
2 2
IN
L
G s
V VDV D
n nI
L f
+ −
=   (4.19) 
The current in the auxiliary inductance, In Figure 124, varies from IL1 to IL2 
during the first operating stage and from IL2 to IL3 in the third and fourth operating 
stages. Because of the absence of the second and fifth operating stages in the 
equations, the current IL3 is considered the negative value of IL2, as (4.20) defines. 
 3 2L LI I=−   (4.20) 
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Because the converter operates in continuous conduction mode, the average 
current in the magnetizing inductance is the arithmetic average of IL1 and IL2. Thus, the 
variation of the current in the magnetizing inductance is described as the difference 
between the maximum and minimum points of the variation, namely IL2 and IL1, 
respectively, divided by the average current in the magnetizing inductance, as given 
by (4.21).    
 
( )2 1
1 2
2 L L
LM
L L
I I
I
I I
−
∆ =
+
  (4.21) 
The simplified equation that defines the variation of the current in the 
magnetizing inductance in terms of the inductance factor and static gain (M) is 
presented in (4.22).  
 ( )( )
2
1LM
MI
M D M DM M D M
λ
λ λ∆ = + − + − +   (4.22) 
From the analysis of the converter, one can allege that the average output 
current of the converter is the same as the average current in the diode DP in the 
positive semi-cycle. However, according to the waveform presented in Figure 124, it is 
necessary to know the variable ILx to obtain the equation that defines the average 
current in DP. On the other hand, ILx is component of the linear transition from IL2 to IL1, 
given by (4.23). 
 
( ) ( )1 3 4 2 6 7
3 4 6 7
L L
Lx
I t t I t t
I
t t t t
∆ + ∆ + ∆ + ∆
=
∆ + ∆ + ∆ + ∆
  (4.23) 
The average output current (I0) is written as the average current in DP, as in 
(4.24). 
 
2
0
L LxI II
n
+
=   (4.24) 
By substituting (4.19), (4.23) and its respective time variations (Δt3, …, Δt7) in 
(4.24), the output current is given by (4.25). 
 
0 0 0 0
0
0 0 2
IN M G M G M IN
IN M G M G s
V V V VV L D L D L D L L V
n n n n
I
V VV L L L L f
n n
 + + − − 
 
=
 + + 
 
  (4.25) 
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The equation of the output current, presented in (4.25), per-unit is defined in 
(4.26) and given by (4.27). 
 
0
0
2 s G
IN
f L nII
V
=
  (4.26) 
 
( )
0
1
1
D D M DM M
I
M M
λ λ
λ
+ + − +
=
+ +
  (4.27) 
Another unknown variable presented in Figure 124 is the voltage VCG, which 
corresponds to the voltage on the auxiliary capacitor CG. This variable is present in the 
voltage analysis of the magnetizing inductance (VLM) in the third and fourth operating 
stages. Therefore, the duration of the third operating stage can be defined by the 
voltage variation on the magnetizing inductance as given by (4.28). 
 
2
3
0
G
CG
L I
t VV
n
−∆ =
+
  (4.28) 
 Considering that the third and fourth operating stages have the same duration, 
by substituting equation (4.28) in (4.2), VCG is obtained as presented in (4.29). 
 
( )
( ) ( )
1 0 0
1
0
0
2
1
G L
s G IN IN G M IN L
s
CG
IN G G M IN
D L I V Vf L V V L L V If b n n VV
nVD V L L L V
n
      
− − + + + +            
= −
  
− + + +  
  
  (4.29) 
The voltage on the auxiliary switching capacitor (VCG) in (4.29) is simplified by 
substituting the current IL1, from (4.18), which gives (4.30). 
 
1
IN
CG
DVV
D
−
=
−
  (4.30) 
Finally, of all the equations presented there are two unknown variables 
remaining, namely, the inductance factor ( λ ) and the operating duty cycle ( D ). These 
two variables are obtained from the evaluation of the minimum value that satisfies 
equations (4.22) and (4.27), considering that the voltage conversion ratio, the current 
ripple in the magnetizing inductance and the auxiliary switching inductor are initial 
design requirements. 
However, once the converter operates an AC output, the static gain varies with 
the same angle of the sinusoidal output voltage. Therefore, the duty cycle needs to 
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follow this angular variation in order to produce the desired AC output. The voltage 
conversion ratio adopted is presented by (4.31). 
 ( ) ( )sinq Mα α=   (4.31) 
The equation of the duty cycle is then obtained by isolating D from (4.27) and 
substituting M for ( )q α , as given by (4.31), in order to obtain the desired alternate 
output. The duty cycle of the switches located in the primary winding of the flyback 
inductor, namely S1 and SG, is defined in (4.32). 
 ( )
( ) ( ) ( ) ( )[ ]
( ) ( )
( ) ( ) ( ) ( )[ ]
( ) ( )
0
0
1 1
0
1
1 1
2
1
I q q q
q q
D
I q q q
q q
α α λ α α λ
α pi
α λ α
α
α α λ α α λ
pi α pi
α λ α
+ + + +   → < <
+ +
=
− − − + − +   → < <
− − +
  (4.32) 
However, DP and SP are switched only when α  varies from 0 to pi , whilst DN 
and SN are switched only when α  varies from pi  to 2pi , as given by (4.34) for the 
former and by (4.33) for the latter. 
 ( )
( ) ( ) ( ) ( )[ ]
( ) ( )
0 1 1 0
1
0 2
P
I q q q
D q q
α α λ α α λ
α pi
α α λ α
pi α pi
+ + + +   → < <
= + +
→ < <
  (4.33) 
 ( ) ( ) ( ) ( ) ( )[ ]
( ) ( )
0
0 0
1 1
2
1
ND I q q q
q q
α pi
α α α λ α α λ
pi α pi
α λ α
→ < <
= − − − + − +   → < <
− − +
  (4.34) 
4.5 AUXILIARY SWITCHING INDUCTOR (LG) 
The duration of each one of the operating stages varies along the variation of 
α
 in order to produce the desired alternate output. Therefore, the currents identified 
as 1LI and 2LI , defined by equations (4.18) and (4.19), respectively, presents different 
values as α  varies from zero to 2pi . Considering this, 1LI  is rewritten as presented in 
(4.35). 
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 ( )
( ) ( ) ( ) ( )( ) ( ) ( ) ( ) ( )
( ) ( )
( ) ( ) ( ) ( )( ) ( ) ( ) ( ) ( )
2
0 0 0 0 01
0
0 02
1 2
0 0 0 0 01
V V V V V
V D D D V VIN IN INn n n n n
V V
f L L V
s G M INn n
IL
V V V V V
V D D D V VIN IN INn n n n n
α α α α α
λ α α α
α pi
α α
λ
α
α α α α α
λ α α α
       + − + + − +                   → < <
  
 + + 
  
  
=
 
− −     + − + − + −             
( ) ( ) 20 02 V Vf L L V
s G M INn n
pi α pi
α α
λ

 
 

→ < <
 
−  
 + − 
  
  
 
 (4.35) 
It is noteworthy that both equations presented in (4.35) are essentially the 
same as in (4.18), although because of the polarity dot of the flyback inductor, the 
output voltage changes its signal for V0<0 when 2api pi< < . The same consideration 
applies to the current 2LI  presented initially in (4.19). Considering this, (4.36) presents 
an equation for 2LI  that assumes the variations of α  from zero to 2pi . 
 ( )
( ) ( ) ( ) ( )
( ) ( ) ( ) ( )
0 0
2
0 0
0
2
2
2
IN
G s
L
IN
G s
V V
V D D
n n
L f
I
V V
V D D
n n
L f
α α
α α
α pi
α
α α
α α
pi α pi
+ −
→ < <
=
−
+ +
→ < <
  (4.36) 
Once these current values as known, the duration of each operating stage can 
be rewritten to assume its duration for any given angle alpha. Initially defined in (4.14) 
the duration of the first operating stage is given by (4.37). 
 ( ) ( ) ( )( )( )2 11 L L G M
IN
I I L L
t
V
α α
α
+ +
∆ =   (4.37) 
Similarly, ( )3t α∆  and ( )4t α∆  are written as the duty cycle changes its values 
for any given angle alpha, as presented in (4.38). 
 ( ) ( ) ( )3 4 1 2 s
D
t t f
α
α α
−
∆ = ∆ =   (4.38) 
Considering that the duration of the operating stages are obtained by the 
analysis of the current in the auxiliary switching inductor, it is worth noticing that the 
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considerations made in regard to the voltage variation in the secondary winding for 
currents ( )1LI α  and ( )2LI α  are valid for all operating stages as well. Therefore, the 
duration of the sixth operating stage is given by (4.39). 
 ( )
( ) ( ) ( ) ( )
( )
( ) ( ) ( ) ( )
( )
0 0
0
6
0 0
0
0
2
2
2
IN
s IN
IN
s IN
V V
V D D
n n
Vf V
n
t
V V
V D D
n n
Vf V
n
α α
α α
α pi
α
α
α α
α α
pi α pi
α
+ −
→ < <
 
+ 
 ∆ =
−
+ +
→ < <
 
− 
 
  (4.39) 
 Similarly, once the duration of the seventh operating stage depends on the 
output voltage of the converter, ( )7t α∆  is defined as given by (4.40). 
 ( )
( )
( )
( )
( )
1
0
7
1
0
0
2
G L
IN
G L
IN
L I
V
V
nt
L I
V
V
n
α
α pi
α
α
α
pi α pi
α
→ < <
+
∆ =
→ < <
−
  (4.40) 
As soon as the duration of the operating stages and the values of the currents 
( )1LI α  and ( )2LI α  are known, it is possible to calculate the average and RMS current 
values for all components of the converter. 
Figure 125 presents the waveform of the current in LG during one switching 
period. 
  
Figure 125 - Current waveform of the auxiliary switching inductor LG. 
Source: Self-authorship 
The average value of the current in the auxiliary switching inductor LG during 
a period of the output voltage, is given by the integral equation (4.41). 
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( ) ( )( ) ( ) ( ) ( )( ) ( ) ( )( )2 1 2 1 1 2 6 7
0
1
2 2
L L L L
LG
s
I I t I I t t
I d
T
pi α α α α α α α
α
pi
+ ∆ + − ∆ + ∆
= ∫   (4.41) 
The RMS current value in LG is derived from equation (4.42). 
 
_
21
2 30
LG RMS
s
A B CI d
T
pi
α
pi
+ +
= ∫   (4.42) 
Where:  
• ( ) ( ) ( ) ( )( ) ( )2 21 1 2 2 1A I I I I tL L L Lα α α α α= + + ∆ ; 
•  ( ) ( ) ( )( )2 3 4B I t tL α α α= ∆ + ∆ ;  
• ( ) ( ) ( ) ( )( ) ( ) ( )( )2 21 1 2 2 6 7C I I I I t tL L L Lα α α α α α= − + ∆ + ∆ . 
The maximum voltage over LG, as previously presented in Figure 124, is given 
by (4.43) when 2piα =  and 3 2piα =  . 
 
( )0
_ maxLG IN
V
V V
n
α
= +
  (4.43) 
4.6 MAGNETIZING INDUCTANCE (LM) 
The value of the magnetizing inductance is obtained from the inductance factor 
presented in (4.17). Considering that this analysis is based on the continuous 
conduction mode and that the current ripple in the magnetizing inductance is a design 
requirement, the current ripple on LM is confirmed when 2piα =  and 3 2piα =  by 
means of (4.44). 
 
( ) ( )( )
( ) ( )
2 2
1 2
2
% 100L LLM
L L
I I
I
I I
α α
α α
−
∆ =
+
  (4.44) 
 On solving the integral equation on (4.45), one can determine the average 
value of the current ILM. 
 
( ) ( )2 1 2
0
1
2 2
L L
LM
I I
I d
pi α α
α
pi
+
= ∫   (4.45) 
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The RMS value of the current in the magnetizing inductance is derived from 
(4.46). 
 
( ) ( ) 22 1 2
_
0
1
2 2
L L
LM RMS
I I
I d
pi α α
α
pi
+ 
=  
 
∫   (4.46) 
 The voltage on the magnetizing inductance reaches its maximum value during 
the first operating stage when 2piα =  and 3 2piα = . Therefore, regardless of which 
semi-cycle the output voltage is on, the maximum voltage is obtained by the relation 
presented in (4.47). 
 ( )
_ max 1LM IN LGV V V t= − ∆   (4.47) 
4.7 AUXILIARY SWITCHING CAPACITOR (CG) 
The method adopted to calculate the auxiliary switching capacitor does not 
take into account the resonance that the capacitor has with the magnetizing and 
auxiliary inductances during the third and fourth operating stages. Instead, this 
resonance is considered a voltage ripple, presented as an initial design requirement. 
Therefore, the auxiliary switching capacitor presents a certain voltage ripple and its 
value is calculated to satisfy this requirement. It is noteworthy that the voltage ripple in 
the capacitor CG is considered negative because the voltage defined by (4.30) is 
negative as well. Therefore, considering that the voltage ripple is not a negative value, 
the convention presented in (4.48) was adopted. 
 %CG CG CGV V V∆ =− ∆   (4.48) 
The equation that defines the capacitor by its voltage ripple is obtained from 
analysis of the current in the capacitor during the third operating stage, as equation 
(4.49) presents. 
 
2 3
2
L
G
CG
I tC
V
∆
=
∆
  (4.49) 
Based on the waveform of the current in the auxiliary switching capacitor CG, 
presented in Figure 126, both the average and RMS current values are determined by 
the integral equations presented in (4.50) and (4.51), respectively. 
147 
 
 
( ) ( ) ( )( )2 2 3 4
0
1
2 2
L
CG
s
I t t
I d
T
pi α α α
α
pi
− ∆ −∆
= ∫   (4.50) 
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pi α α
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pi
∆ + ∆
= ∫   (4.51) 
 
Figure 126 – Active-clamping flyback converter – current waveform in CG. 
Source: Self-authorship 
4.8 MAIN SWITCH (S1) 
The analysis of the waveform of the current in S1, presented in Figure 127, 
shows that S1 has the same current values of ILG during the first, sixth and seventh 
operating stages. 
 
Figure 127 – Active-clamping flyback converter - current waveform in S1. 
Source: Self-authorship 
This definition allows the evaluation of the average current in S1 as presented 
in (4.52). 
 
( ) ( )( ) ( ) ( ) ( )( ) ( ) ( )( )2 1 2 1 1 2 6 7
1
0
1
2 2
L L L L
S
s
I I t I I t t
I d
T
pi α α α α α α α
α
pi
+ ∆ + − ∆ + ∆
= ∫   (4.52) 
Equation (4.53) provides the means for calculating the RMS current value in 
S1. 
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I d
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= ∫  
 (4.53) 
As presented in Figure 128, the maximum voltage across S1 is 
1maxS IN CGV V V= −  
ZVS is achieved in the main switch (S1), when the PWM pulse of the switch is 
delayed from the exact moment when the sixth operating stage starts to a maximum 
moment when this operating stage finishes. Because the current is negative during the 
sixth operating stage, if the PWM pulse is not active, the current will circulate through 
the anti-parallel diode of the switch, which guarantees zero voltage over the terminals 
of the switch. In Figure 128, the hatched area shows that at any time during the sixth 
operating stage the voltage on S1 is already null, which guarantees the zero voltage 
switching. However, if the PWM pulse is not given until the sixth stage finishes, the 
seventh operating stage will not start.  
 
Figure 128 – Active-clamping flyback converter – voltage waveform in S1. 
Source: Self-authorship 
 
4.9 AUXILIARY ACTIVE-CLAMPING SWITCH (SG) 
Considering the equivalent circuit of the third and fourth operating stages 
(respectively, Figure 119 and Figure 120) when CG and SG are associated in series, 
the current that circulates in the auxiliary active-clamping switch is the same as the 
auxiliary switching capacitor. Therefore, the equations of the average and effective 
current values for SG are the same as presented for the auxiliary switching capacitor, 
respectively in (4.50) and (4.51).  
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Similar to the main switch S1, ZVS is achieved in SG by delaying the command 
pulse to the switch. In this case, the current in the switch is negative during the third 
operating stage (Figure 126), which means that the pulse can be delayed for as long 
as the third operating stage endures. Therefore, the switch must be turned on in order 
to start the fourth operating stage. 
 
Figure 129 - Active-clamping flyback converter – voltage waveform in S1. 
Source: Self-authorship 
Ideally, the PWM pulse is delayed for a short while because the on resistance 
(RDSon) of the switch is smaller than the intrinsic resistance of the anti-parallel diode in 
the switch, thus reducing the conduction losses. In addition, by turning on the switch, 
the voltage drop of the anti-parallel diode is taken out of equation. 
 
4.10 OUTPUT FILTER CAPACITOR (C0) 
The choice of the output filter capacitor is made under the same premises of 
the auxiliary switching capacitor. A voltage ripple is defined as an initial design 
requirement based on the output voltage of the converter and the capacitor is then 
defined in order to satisfy this requirement. The output voltage ripple is defined as 
given by (4.54). 
 0 0 0%V V V∆ = ∆   (4.54) 
The equation of the output capacitor by its voltage ripple is determined for the 
duration of the duty cycle of the main switch (D), where the output capacitor 
discharges, supplying the current to the output, as presented in (4.55). 
 
0
0
0 s
I DC
V f= ∆   (4.55) 
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4.11 BLOCKING DIODES (DP AND DN) AND SWITCHES (SP AND SN)  
Voltages and currents for both diodes DP and DN present the same value, 
though the operation of these diodes occur in distinct periods. When the angle α  varies 
from zero to pi (pi), the energy is transferred from the primary to the secondary winding 
of the flyback inductor through DP. Similarly, whenα  varies from pi  to 2pi  the energy 
is transferred through DN. Therefore, even though the waveform of the current 
presented in Figure 130 is identified as IDP, it is valid for the analysis of the current in 
DN when V0<0 and 2pi α pi< < .  
The maximum current in both DP and DN, presented in Figure 130, is given by 
(4.56). 
 
23
2 2
L LX
DP DN
I II I
n
pi pi +   
= =   
   
  (4.56) 
 
Figure 130 - Active-clamping flyback converter – current waveform in DP. 
Source: Self-authorship 
The average current value is calculated as given by the integral equation (4.57) 
for DP and as (4.58) for DN. Because one diode is conducting while the other is blocked 
for half a cycle of the output current, DP is turned on from 0 a pi< < , while DN is turned 
on from 2api pi< < . 
 
( ) ( )( ) ( ) ( ) ( ) ( )( )2 3 4 6 7
0
1
2 2
LX L
DP
s
I I t t t t
I d
T n
pi α α α α α α
α
pi
+ ∆ + ∆ + ∆ + ∆
= ∫   (4.57) 
 
( ) ( )( ) ( ) ( ) ( ) ( )( )2 2 3 4 6 71
2 2
LX L
DN
s
I I t t t t
I d
T n
pi
pi
α α α α α α
α
pi
+ ∆ + ∆ + ∆ + ∆
= ∫   (4.58) 
 The RMS currents values in DP and DN are obtained by solving (4.59) and 
(4.60), respectively. 
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( ) ( )( ) ( ) ( ) ( ) ( )( )22 3 4 6 7
_ 2
0
1
2 3
LX L
DP RMS
s
I I t t t t
I d
T n
pi α α α α α α
α
pi
+ ∆ + ∆ + ∆ + ∆
= ∫   (4.59) 
 
( ) ( )( ) ( ) ( ) ( ) ( )( )22 2 3 4 6 7
_ 2
1
2 3
LX L
DN RMS
s
I I t t t t
I d
T n
pi
pi
α α α α α α
α
pi
+ ∆ + ∆ + ∆ + ∆
= ∫   (4.60) 
The maximum voltage on DP and DN are defined, respectively, by (4.61) and 
(4.62). 
 
_ max 0 0 0%2 2DP LM
V V V V V npi pi   = + ∆ +   
   
  (4.61) 
 
_ max 0 0 0%
3 3
2 2DN LM
V V V V V npi pi   = − − ∆ +   
   
  (4.62) 
Because the blocking diodes are positioned in series with switches SP and SN, 
and the switching strategy states that switch and diode are turned on at the same time, 
the current in both switches are the same as the diode in which they are is in series 
with. Therefore, the average current in SP is the same as DP and SN the same as DN, 
as respectively given by (4.63) and (4.64).  
 DP SPI I=   (4.63) 
 DN SNI I=   (4.64) 
Similarly, the RMS current values are the same as well, as (4.65) and (4.66) 
present. 
 
_ _SP RMS DP RMSI I=   (4.65) 
 
_ _SN RMS DN RMSI I=   (4.66) 
Maximum voltage on SP happens when, in the negative semi-cycle, the output 
and magnetizing inductance voltages sum on its terminals at 3 2piα =  , as given by 
(4.67). The same situation occurs in the positive semi-cycle for SN when 2piα =  , as 
presented in (4.68) 
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_ max 0
3
2SP LM
V V n V pi = − −  
 
  (4.67) 
 
_ max 0 2SN LM
V V n V pi = − −  
 
  (4.68) 
4.12 SMALL-SIGNAL ANALYSIS WITH RESISTIVE OUTPUT LOAD 
A simplified model is proposed for the small signal analysis of the converter, 
so that the current in the magnetizing inductance is considered constant. This 
simplification changes the variation of the current in the auxiliary switching inductance 
during the first operating stage as well. Therefore, the operating stages must be 
reanalyzed and ILM must be redefined. Figure 131 shows the difference of the current 
analyzed in the model adopted (A) up until this point and the simplified model (B). This 
analysis, although simplified, presents high fidelity in relation to the behavior of the 
converter. 
 
 
(A) (B) 
Figure 131 - Active-clamping flyback converter waveform of the current in LG in (A) adopted 
model. (B) Simplified model. 
Source: Self-authorship 
The equivalent circuits of the operating stages remain the same. However, 
based on the differences of the waveforms presented in Figure 131 (A) and Figure 131 
(B), the initial and final conditions of each operating stage must be reassessed.   
In the first operating stage, there is no variation of the current in LG. Therefore, 
the voltage VLG is zero.  
During the third operating stage, the current in LG varies from ILM to zero. From 
the analysis of the equivalent circuit (Figure 119), the voltage on LG is defined by (4.70)
. The duration of the third operating stage is obtained from the Faraday’s law of 
induction, which gives (4.70). 
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0
LG CG
VV V
n
=− +
  (4.69) 
 
3
0
LM G
CG
I L
t
VV
n
∆ =
 
− 
 
  (4.70) 
The current in the auxiliary switching inductance changes from zero to MINI−   
in the fourth operating stage. The analysis of the voltages in this operating stage, on 
the other hand, shows that there is no variation of the equivalent circuit, as (4.71) 
presents. The duration of the fourth operating stage is given by (4.72). 
 
0
LG CG
VV V
n
= − +   (4.71) 
 4
0
MIN G
CG
I L
t VV
n
∆ =
−
  (4.72) 
In the sixth operating stage, as S1P is turned on, the equivalent circuit changes 
in relation to the fourth operating stage. In addition, the current changes from MINI−  to 
zero. The voltage on LG, obtained from the analysis of the equivalent circuit, is 
presented in (4.73). The duration of the sixth operating stage is given by (4.74). 
 
0
LG IN
VV V
n
= +   (4.73) 
 6
0
MIN GI Lt VE
n
∆ =
+
  (4.74) 
Finally, the current in LG changes from zero to ILM in the seventh operating 
stage.  Because the equivalent circuit does not change from the sixth to the seventh 
operating stage, the voltage on LG does not change from the previous stage, as (4.75) 
shows. The duration of the seventh operating stage is given by (4.76). 
 
0
LG IN
VV V
n
= +   (4.75) 
 7
0
LM G
IN
I L
t VV
n
∆ =
+
  (4.76) 
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Assuming that, the duration of the third and fourth operating stages are equal 
in steady state and that these two operating stages correspond to the off period of S1, 
3t∆  and 4t∆  can be defined as given by (4.77). 
 
( )
3 4
1
2 s
D
t t f
−
∆ = ∆ =   (4.77) 
Once an additional equation defines both 3t∆  and 4t∆  in (4.77), the average 
current values for LMI  and MINI  are obtained, respectively, from (4.70) and (4.72), as 
given by (4.78) and (4.79), respectively. 
 
( ) 01
2
CG
LM
s G
VD V
nI f L
 
− − 
 
=   (4.78) 
 
( ) 01
2
CG
MIN
s G
VD V
nI f L
 
− − 
 
=   (4.79) 
The resultant equations (4.78) and (4.79) indicate that since the duration of the 
third and fourth operating stages are set as equal in (4.77), LMI  and MINI  are equal as 
well. By substituting (4.79) in (4.74) an equation that defines 6t∆  is defined without 
depending on MINI , as given by (4.80). 
 
( ) 0
6
0
1
2
CG
s IN
VD V
n
t
Vf V
n
 
− − 
 ∆ =
 + 
 
  (4.80) 
Similarly, by substituting (4.78) in (4.76), an equation that defines 7t∆  without 
depending on LMI  is given by (4.81). 
 
( ) 0
7
0
1
2
CG
s IN
VD V
n
t
Vf V
n
 
− − 
 ∆ =
 + 
 
  (4.81) 
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Considering that switch S1 is turned on during the first, sixth and seventh 
operating stages, the duration of the first operating stage is finally obtained from the 
sum of the operating stages that consist the duty cycle. Thus, 1t∆  is given by (4.82). 
 
( ) 0
1
0
1 CG
s
s IN
VD V
nD
t
Vf f V
n
 
− − 
 ∆ = −
 + 
 
  (4.82) 
As the equivalent circuits of the operating stages are the same as presented 
in section 4.3, the voltage VCG, obtained from the volt-second analysis of the 
magnetizing inductance LM, is the same as (4.30). 
Despite the assumption of the third and fourth operating stages being equal 
with the converter operating in steady state, this equality is not true for a transient 
response. Therefore, different equations that define MINI  and 4t∆  are needed for 
further linearization. In this case, 4t∆  can be defined as given by (4.83). 
 4
0
1 LM G
s CG
D I L
t Vf V
n
−∆ = −
−
  (4.83) 
By substituting (4.83) in (4.72), MINI  is defined as presented in (4.84). 
 
( )0 1CG
MIN LM
s G
VV D
n
I If L
 
− − 
 
= −
  (4.84) 
It is noteworthy that (4.83) and (4.84) are not equal to (4.77) and (4.79), 
respectively, unless they are forced to be. 
The small-signal variation of MINI  is obtained by applying perturbations in 
(4.84), as given by the resultant first order terms presented in (4.85).  
 ( )
( ) ( ) ( ) ( )
^
^ ^0
^ ^
0
min
' '
CG
CG
LM
s G s G s G
Vd t V
n v t D v t D
i t i tf L f L nf L
 
− − 
 
= + − −
  (4.85) 
Next, the linearization of the duration of the operating stages are necessary, 
in order to obtain the control to output transfer function. The linearization of 3t∆  is 
obtained by applying the partial differentiations presented in (4.86). 
156 
 
 ( ) ( ) ( ) ( )^ ^ ^ ^3 3 33 0
0
LM CG
LM CG
t t t
t t v t i t v t
V I V
∂∆ ∂∆ ∂∆∆ = + +
∂ ∂ ∂   (4.86) 
Using equation (4.70) in (4.86), ( )^ 3t t∆  is given by (4.87). 
 ( ) ( ) ( ) ( )^ ^ ^ ^3 02 2
00 0
LM G G LM G
LM CG
CGCG CG
I L L I L
t t v t i t v t
VV VVn V Vnn n
∆ = + −
    
− − −       
  (4.87) 
The linearization of 4t∆  is given by (4.88). 
 ( ) ( ) ( ) ( ) ( )^ ^ ^ ^ ^4 4 4 44
0
CG o LM
CG LM
t t t t
t t d t v t v t i t
D V V I
∂∆ ∂∆ ∂∆ ∂∆∆ = + + +
∂ ∂ ∂ ∂   (4.88) 
Using equation (4.83) in (4.88), ( )^ 4t t∆  is obtained as given by (4.89). 
( ) ( ) ( ) ( ) ( )^ ^ ^ ^ ^4 02 2
00 0
1 LM G LM G G
CG LM
s CGCG CG
I L I L L
t t d t v t v t i tVf V V VV n V nn n
∆ = − + − −
   
−
− −   
   
 
 (4.89) 
The linearization of 6t∆  is given by (4.90). 
 ( ) ( ) ( ) ( ) ( )^ ^ ^ ^ ^6 6 6 66 0
0
CG LM
CG LM
t t t t
t t v t v t i t d t
V V I D
∂∆ ∂∆ ∂∆ ∂∆∆ = + + +
∂ ∂ ∂ ∂   (4.90) 
Using (4.74) in (4.90), ( )^ 6t t∆  is given by (4.91). 
( ) ( )( ) ( ) ( ) ( ) ( ) ( )
0
^ ^ ^ ^ ^1 1
6 02 0 0 00
V
VCGD V V I f L n LDIN CG LM s G Gt t v t v t d t i tCG LMV V VV f V f V Vf V s IN s IN INn n ns IN n
 
− 
− + −
−  ∆ = − + − −
       + + +     +        
 
 (4.91) 
The linearization of 7t∆  is given by (4.92). 
 ( ) ( ) ( )^ ^ ^7 77 0
0
LM
LM
t t
t t v t i t
V I
∂∆ ∂∆∆ = +
∂ ∂   (4.92) 
Using (4.76) in (4.92), ( )^ 7t t∆  is given by (4.93). 
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  ++ 
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  (4.93) 
The linearization of 1t∆  is obtained by equation (4.94). 
 ( ) ( ) ( ) ( )
^
^ ^ ^
1 6 7
s
d t
t t t t t tf∆ = − ∆ − ∆   (4.94) 
Using (4.91) and (4.93) in (4.94), ( )^ 1t t∆  is given by (4.95). 
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0 00
1 1CGIN CG
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    + +   +     
  (4.95) 
With the duration of all the operating stages already linearized, it is necessary 
to apply the volt-second balance in the magnetizing inductance, which reads as given 
by equation (4.96). 
 
( ) ( ) ( ) ( ) ( )
^ ^
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1 1 1 1
1LMLM
M IN IN
s
d i tdI v tVL t t t V v t t t t
n ndt dt f
         + = ∆ + ∆ + + − ∆ − ∆ − −            
 
 (4.96) 
The first order terms of equation (4.96) are used to apply the Laplace transform 
and to obtain (4.97). 
 ( ) ( ) ( ) ( )
^
^ ^
00
1 11M LM s IN s
v sV
sL i s t s f V t f
n n
 
= ∆ + − − ∆ 
 
  (4.97) 
Next, the capacitor charge balance in CG, is given by equation (4.98). 
 
( ) ( ) ( ) ( ) ( )
^ ^ ^
^ ^
3 3 4 42 2 2 2
CG LM MINCG LM MIN
G s s
d v t i t i tdV I IC t t t f t t t f
dt dt
     
        + = ∆ + ∆ + − ∆ + ∆ +           
     
 
 (4.98) 
The first order terms of (4.98) are used to apply the Laplace transform and 
obtain (4.99). 
 ( ) ( ) ( ) ( ) ( )
^ ^
^ ^ ^
min
3 3 4 42 2 2 2
LM LM MIN
G CG s s s s
i s i sI I
sC v t t f t s f t f t s f= ∆ + ∆ − ∆ − ∆   (4.99) 
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Finally, the last frequency domain equation is obtained, initially, from the 
analysis of the current in the diode, which is given by (4.100). 
 1
1
2
LM MIN
DP s
s
I Ii f tf
  + 
= − ∆   
  
  (4.100) 
From the sum of currents in the output filter capacitor, it is possible to obtain 
(4.101). 
 0CO DPi i i= −   (4.101) 
Use (4.100) in (4.101) and perturb, to obtain (4.102). 
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 (4.102) 
The Laplace transform of the resulting first order terms from (4.102) results in 
(4.103). 
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^ ^
^ ^ ^ ^ ^
11 0
0 0 2 2 2
ss s
LM MIN LM MIN LM MIN
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 (4.103) 
With equations (4.97), (4.99) and (4.103) a system of equations is built in 
(4.104) that shows two unknown variables in ( )^LMi s  and ( )
^
CGv s . 
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 (4.104) 
Substitute ( )^0v s  for ( )
^
0 0i s R  to obtain the system of equations presented in  
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 (4.105) 
By substituting the small-signal variables of the duration of the operating 
stages and isolating the unknown variables, the duty-cycle-to-output-current transfer 
function is obtained as given by (4.106). 
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( )
^
3 2
0 3 2 1 0
^ 3 2
3 2 1 0
i s B s B s B s B s
A s A s As Ad s
+ + +
=
+ + +
  (4.106) 
Where: 
• 3 0B =  ; 
• ( )( )( )( )2 0 08 1G G M s CG IN CG INB C L L f n nV V V V nV V D= − + + − + ; 
• ( ) ( ) ( )3 21 0 02 1M IN CGB L D nV V nV V= − + + −  ; 
• ( ) ( ) ( )3 20 04 1s G IN IN CGB f nL D nV V V V= − − + + +  ; 
• ( )22 2 23 0 0 08 G G M s INA C C L L R f n nV V= +   
• [ ]22 201 2028 s G MA n f L L A A= +  ; 
( ) ( ) ( )22 2 2 2201 0 0 0 0 0 01 2 2 12 G IN G CG IN CG GA n C C V C V n C V V V C V C D R
  
= + + + + + − +    
( )2202 0s G G INA f L C nV V= +  ; 
• ( ) ( )2 22 2 21 101 0 0 08 1 G s INA D A R n C L f nV V = − + + +    
( ) ( ) ( )2 2 22101 0 0 01 114 2CG G s IN MA D nV V R n L f nV V L
 
= − + − + +  
 ; 
• ( ) ( ) ( ) ( )2 2 2 220 0 04 1 2 1s G IN CG G s INA n f L D V V R L f nV V D = − + + + + − +   . 
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4.13 CONCLUSION 
This chapter presents a dc-ac active-clamping flyback converter that offers 
some improvements from the converter previously studied in Chapters 2 and 3. Also, 
a mathematical analysis of the currents and voltages in all components are studied in 
depth. Some simplifications were made concerning the voltage and current in the 
auxiliary switching capacitor CG, whose impacts are evaluated in the simulation and 
experimental results in Chapter 5. In addition, a duty-cycle-to-output-current transfer 
function is presented for an offline, linear load application. 
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5 DESIGN, SIMULATION AND EXPERIMENTAL RESULTS OF THE DC-AC 
ACTIVE CLAMPING FLYBACK CONVERTER 
 
5.1 INTRODUCTION 
This chapter presents the design of the prototype based on the converter 
analyzed in Chapter 4. Initially, a methodology is proposed for the design of the 
prototype, in order to determine and satisfy the design requirements. The calculated 
values in the design methodology are confirmed by means of numerical simulation. 
Finally, experimental results are presented. 
 
5.2 DESIGN METHODOLOGY 
Table 13 presents the initial design requirements chosen for this methodology. 
Table 13 - Requirements of the DC-AC active-clamping 
flyback converter. 
Input Voltage E 
RMS Output Voltage V0_RMS    
Output Voltage Frequency fr 
Active Output Power Po     
Switching Frequency fs    
Coupled Inductor Current Ripple ΔIL   
Voltage Conversion Ratio M 
Source: Self-authorship 
Once the requirements are known, one can follow the steps of the script below 
to design the converter: 
- Determine a maximum output voltage, based on the RMS output voltage 
value; 
- Calculate the equivalent turns ratio of the flyback inductor for the given static 
gain;  
- Determine a small auxiliary switching inductor (LG) that guarantees soft-
switching in S1 and SG; 
- Calculate the equivalent parameterized output current; 
- Calculate the maximum duty cycle and inductance factor; 
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- Calculate the maximum (IL1) and minimum (IL2) current in the magnetizing 
inductance; 
- Calculate the magnetizing inductance (LM); 
- Calculate the auxiliary switching capacitance (CG) in order to result in a small 
voltage ripple; 
- Calculate the duration of each operating stage; 
- Calculate the average and RMS current values for the inductors, switches, 
diodes and capacitors; 
- Calculate the maximum voltage over the components of the circuit; 
- Calculate the output capacitor (C0). 
 
5.3 REQUIREMENTS SPECIFICATIONS 
For comparative purposes and similarity of applications, the rated output 
power, utility line frequency, input voltage and output voltage were maintained from the 
converter presented in Chapter 3.  
The switching frequency was initially set at 100 kHz and the prototype was 
designed and optimized for this switching frequency. However, as the initial tests were 
performed, the concerns over the driver technology used in both prototypes presented 
in this work were confirmed and some of the switching losses verified were justified by 
the inability of the driver to trigger the gate of the switches fast enough. A speculative 
test with both an auxiliary switching inductance (LG) and a magnetizing inductance (LM) 
specially designed for 50 kHz was performed to check potential improvements. 
Considering that the final purpose of this research is to design converters 
suited for grid connection applications, the current ripple in the magnetizing inductance 
was set as high as 30 % (100 kHz) and 50% (50 kHz) of the average current when 
2α pi=  or when 3 2α pi= . This advantage allows reducing the magnetizing 
inductance value, therefore, reducing the volume of the magnetics. Grid-tied inverters, 
in order to reduce as much as possible the high frequency harmonics, usually have an 
additional high frequency choke at its output. This advantage allows high frequency 
harmonics to be filtered in the output instead of in the magnetizing inductance of the 
flyback inductor. 
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Considering the effects of voltage surges on the overall power efficiency of the 
converter presented in Chapter 3, the utilization of the turns ratio of the flyback inductor 
was preferred instead of using it for the sole purpose of galvanic isolation. This decision 
led to reduced voltage on the primary winding, therefore the voltage on the switches 
are reduced as well. Another advantageous fact is that the switches in the secondary 
windings are complementarily switched in the same frequency of the utility line, which 
means that the change of state occurs when the output voltage is almost zero. 
Table 14 summarizes the requirements adopted for the design of the dc-ac 
active-clamping flyback converter. 
Table 14 - Requirements specifications of the DC-AC active-clamping flyback 
converter. 
Input Voltage E 70 V 
RMS Output Voltage V0_RMS    127 V 
Output Voltage Frequency fr 60 Hz 
Active Output Power Po     500 W 
Switching Frequency fs    50 kHz / 100 kHz 
Coupled Inductor Current Ripple ΔIL (50/100 kHz) 50 % / 30 % 
Voltage Conversion Ratio M 0.6 
Source: Self-authorship 
 
5.4 NUMERICAL SIMULATION 
This section presents the simulation results obtained. The value of the 
components used for both simulations are presented in Table 5, as a results of the 
calculations presented in Appendix G for the 50kHz converter and Appendix H for the 
100 kHz. 
The auxiliary switching inductance and current ripple in the magnetizing 
inductance were adjusted from the original 100 kHz calculation in order to keep the 
parameterized output current, duty cycle and current values in the magnetizing 
inductance as close as possible when operating in 50 kHz. 
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Table 15 - DC-AC active-clamping flyback converter – calculated components. 
 Variable 50 kHz 100 kHz 
Maximum Output Voltage V0 179.6 V 179.6 V 
Turns Ratio 1:n 4.267 4.267 
Auxiliary Switching Inductor LG 4 µF 2 µF 
Parameterized Output Current 0I  0.136 0.136 
Maximum Duty Cycle D 0.545 0.531 
Inductance Factor λ  0.153 0.09 
Minimum Current in LM ( )1 2LMI pi  28.571 A 32.381 A 
Maximum Current in LM ( )2 2LMI pi  47.619 A 43.81 A 
Magnetizing Inductance LM 26.062 µH 22.219 µH 
Auxiliary Switching Capacitance CG 2 µF 2 µF 
Output Capacitor C0 2 µF 2 µF 
Source: Self-authorship 
The software PSIM® performed all simulation results presented in this chapter. 
Figure 132 presents the simulated circuit for both switching frequencies. 
 
Figure 132 - Simulation circuit - DC-AC active-clamping flyback converter. 
Source: Self-authorship 
The validation of the analysis, therefore the equations obtained, are performed 
here using the parameters calculated for the converter operating with switching 
frequency of 100 kHz.  
Considering that the majority of the analysis depends on the accuracy of the 
values of IL1 and IL2, the first two variables to be verified are these. Figure 133 presents 
the current in the magnetizing inductance (LM). The values of the maximum and 
minimum current in LM are of singular importance because the equations that define 
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the duration of the operating stages depend directly on them. In the waveform 
presented in Figure 133, the maximum current (IL2) is 45.55 A and the minimum (IL1) is 
33.9 A. The differences from the calculated values to the simulated results are, 
respectively, of 3,97 % and  4.99 %. These differences are justified by the simplification 
made for the calculation of the currents and voltages, where the dynamics between 
CG, LM and LG are neglected. Thus, these results are considered acceptable as long 
as the duration of the operating stages presents acceptable approximated values as 
well. 
 
Figure 133 - DC-AC active-clamping flyback converter - simulation results of the LM current. 
Source: Self-authorship 
Another important value that validates the analysis of the converter is the 
intermediate current value ILX. Obtained from the variation of the current in the 
magnetizing inductance from IL2 to IL1 and used to define the current in the blocking 
diodes, given by (4.23), this value is important to define the duty cycle of the converter 
by means of the output current equation. Figure 134 presents the value of the current 
in the magnetizing inductance when the current is maximum in the blocking diode DP. 
For 2piα = , the difference between the calculated and simulated value is 4.7%, which 
is within the differences obtained from the same comparison made for IL1 and IL2.  
 
 
Figure 134 - DC-AC active-clamping flyback converter - simulation Result of ILX. 
Source: Self-authorship 
166 
 
Figure 135 confirms the duration of the first operating stage given by equation 
(4.37) and the theoretical waveform presented in Figure 124. When 2piα = , a 
difference of 0.7 % is registered between calculations and simulation results. 
 
 
Figure 135 - DC-AC active-clamping flyback converter – simulation result of Δt1. 
Source: Self-authorship 
Figure 136 confirms the duration of the third operating stage given by equation  
(4.38). When 2piα = , the difference between calculations and simulation results is 
1.47%. 
 
 
Figure 136 - DC-AC active-clamping flyback converter – simulation result of Δt3. 
Source: Self-authorship 
Figure 137 confirms the duration of the fourth operating stage given by 
equation (4.38). When 2piα = , the difference between calculations and simulation 
results is 0.2%. 
 
 
Figure 137 - DC-AC active-clamping flyback converter – simulation result of Δt4. 
Source: Self-authorship 
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Figure 138 confirms the duration of the sixth operating stage given by equation 
(4.39). When 2piα = , the difference between calculations and simulation results is 
4.7%. 
 
 
Figure 138 - DC-AC active-clamping flyback converter – simulation result of Δt6. 
Source: Self-authorship 
Figure 139 confirms the duration of the seventh operating stage given by 
equation (4.40). When 2piα = , the difference between calculations and simulation 
results is 0.3%.  
 
 
Figure 139 - DC-AC active-clamping flyback converter – simulation result of Δt7. 
Source: Self-authorship 
Once the duration of the operating stages do not present any percentage 
variation larger than the differences of the calculated and simulated values for the 
currents, these are considered acceptable approximated results. 
With the currents and duration of the operating stages confirmed, it is 
interesting to check if the ZVS really occurs for S1 and SG. According to the statement 
in section 4.8, ZVS is achieved in both switches by delaying the PWM pulses by a 
minor period. In Figure 140, the simulation results show that ZVS occurs in both 
switches. In both Figure 140 (A) and (B), the PWM pulses were delayed for 83.33 ns. 
The maximum period that the PWM can be delayed for S1 is the duration of the sixth 
operating stage, in this case 745.1 ns. However, considering that the duration of the 
operating stages varies with α , it is understood that ZVS may not be achieved for the 
whole variation of α  from zero to 2pi .  
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(A) (B) 
Figure 140 - DC-AC active-clamping flyback converter ZVS Evidence in (A) S1P. (B) SG. 
Source: Self-authorship 
Figure 141 presents the output voltage in switching frequencies of 50 kHz in 
(A) and 100 kHz in (C). From the simulation results, it is expected that this converter 
present almost no low frequency harmonics, considering that the both the 50 kHz and 
the 100 kHz outputs show, respectively, only a small third harmonic in Figure 141 (B) 
and (D). 
 
 
 
(A) (B) 
 
 
 
(C) (D) 
Figure 141 – Non-linearized output voltage (A) V0 50 kHz. (B) FFT/THD 50 kHz. (C) V0 100 kHz. 
(D) FFT/THD 100 kHz. 
Source: Self-authorship  
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The output voltage obtained from a linearized duty cycle is presented in Figure 
142. These results shows that the reduced switching frequency (50 kHz) may produce 
more low frequency harmonics than the original 100 kHz. 
 
 
 
(A) (B) 
 
 
 
(C) (D) 
Figure 142 - Linearized output Voltage (A) V0 50 kHz. (B) FFT/THD 50 kHz. (C) V0 100 kHz. (D) 
FFT/THD 100 kHz. 
Source: Self-authorship 
Table 16 summarizes the most important values of the simulation. All but the 
identified values displayed are calculated/simulated with the same requirements 
presented in Table 15. Although the calculated/simulated current values are not as 
accurate as expected, the other differences are minimum and acceptable. An 
experiment was made varying the capacitor CG to obtain a current waveform as close 
as possible to the one presented in Figure 126, which was made possible with a 10 μF 
capacitor. The results show that the majority of the values converge to the calculated, 
showing that the neglected dynamics involving the auxiliary switching capacitor can 
produce significant differences.  
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Table 16 - DC-AC active-clamping flyback converter – 100 kHz - comparative results 
 Variable Calculated8 Simulated9 Diff. 
RMS Output Voltage V0_RMS 127 V 129.5 V 1.97 % 
RMS Output Voltage (10 μF) V0_RMS 127 V 128.1 V 0.86 % 
Peak Output Voltage V0 179.6 V  180.5 V 0.51 % 
Output Current I0 (π/2) 5.568 A 5.597 A 0.53 % 
Magnetizing Ind. Current IL1 IL1 (π/2) 32.381 A 32.78 A 1.24 % 
Magnetizing Ind. Current IL2 IL2 (π/2) 43.81 A 44.06 A 0.58 % 
Avg. Magnetizing Ind. Current ILM 22.3 A 23.01 A 3.19 % 
First Operating Stage Δt1 (π/2) 3.954 µs 3.905 µs  1.24 % 
Third Operating Stage Δt3 (π/2) 2.343 µs 2.389 µs 1.97 % 
Fourth Operating Stage Δt4 (π/2) 2.343 µs 2.331 µs 0.52 % 
Sixth Operating Stage Δt6 (π/2) 0.782 µs 0.807 µs 3.2 % 
Seventh Operating Stage Δt7 (π/2) 0.578 µs 0.582 µs 0.7 % 
Voltage on CG VCG -79.4 V -75.33 V 5.13 % 
Avg. Current in CG ICG 0 A -0.62 mA NA 
RMS Current in CG  ICG_RMS 12.447 A 14.56 A 16.98 % 
RMS Current in CG (10 μF) ICG_RMS 12.447 A 12.85 A 3.24 % 
Avg. Current in S1 IS1 7.143 A 7.448 A 4.27 % 
Avg. Current in S1 (10 μF) IS1 7.143 A 7.286 A 2 % 
RMS Current in S1 IS1_RMS 17.723 A 16.48 A 7.02 % 
Max. Voltage on S1 VS1_max 149.401 A 158.01 V 5.77 % 
Avg. Current in SP ISP 1.772 A  1.82 A 2.71 % 
RMS Current in SP ISP_RMS 4.009 A 4.233 A 5.59 % 
RMS Current in SP (10 μF) ISP_RMS 4.009 A 4.062 A 1.32 % 
Max. Voltage on DP VDP_max 484.76 V 470 V 3.05 % 
Source: Self-authorship 
The differences between the calculated and simulated values, using the 
requirements of Table 15 are even more evident in Table 17, which contain the 
simulation results of the 50 kHz operation. In this case, the differences are even more 
prominent, becoming clear that the auxiliary switching capacitor has influence on the 
energy transfer. However, just as previously presented in Table 16, as CG is reduced, 
the simulated values tend to converge.  
 
 
                                            
8
 All calculations available on Appendix G. 
9
 All but the identified values were simulated with the 2 µF capacitor in CG 
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Table 17 - DC-AC active-clamping flyback converter – 50 kHz - comparative results 
 Variable Calculated10 Simulated11 Diff. 
RMS Output Voltage V0_RMS 127 V 135 V 6.3 % 
RMS Output Voltage (10 μF) V0_RMS 127 V 124.8 V 1.76 % 
Peak Output Voltage V0 179.6 V 178.6 V 0.56 % 
Output Current I0 (π/2) 5.568 A 5.533 A 0.63 % 
Magnetizing Ind. Current IL1 IL1 (π/2) 28.571 A 28.362 A 0.74 % 
Magnetizing Ind. Current IL2 IL2 (π/2) 47.619 A 47.088 A 1.12 % 
Avg. Magnetizing Ind. Current ILM 38.095 A 37.93 A 0.44 % 
First Operating Stage Δt1 (π/2) 8.18 μs 8.1 μs  0.98 % 
Third Operating Stage Δt3 (π/2) 4.549 μs 4.65 μs 2.23 % 
Fourth Operating Stage Δt4 (π/2) 4.549 μs 4.36 μs 4.16 % 
Sixth Operating Stage Δt6 (π/2) 1.701 μs 2.02 μs 18.76 % 
Sixth Operating Stage (10 μF) Δt6 (π/2) 1.701 μs 1.6 μs 6.31 % 
Seventh Operating Stage Δt7 (π/2) 1.02 μs 1.04 μs 1.97 % 
Voltage on CG VCG -83.869 V -76.11 V 9.26 % 
Avg. Current in CG ICG 0 A -0.39 mA NA 
RMS Current in CG  ICG_RMS 13.508 A 18.25 A 35.11 % 
RMS Current in CG (10 μF) ICG_RMS 13.508 A 13.98 A 3.37 % 
Avg. Current in S1 IS1 7.143 A 8.081 A  13.1 % 
Avg. Current in S1 (10 μF) IS1 7.143 A 6.907 A 3.4 % 
RMS Current in S1  IS1_RMS 18.176 A 17.16 A 5.59 % 
Max. Voltage on S1 VS1_max 181.127 V 174.6 V 3.61 % 
Avg. Current in SP ISP 1.772 A 1.945 A 9.77 % 
Avg. Current in SP (10 μF) ISP 1.772 A 1.747 A 1.43 % 
RMS Current in SP ISP_RMS 4.05 A 4.6 A 13.59 % 
RMS Current in SP (10 μF) ISP_RMS 4.05 A 3.99 A 1.5 % 
Max. Voltage on DP VDP_max 469.651 V 453.28 V 3.49 % 
Source: Self-authorship 
The experiments varying the capacitance in CG is justified by the disparity of 
the waveforms presented in Figure 143 (A) and (B). In (A), is presented a waveform 
that represents the current in the capacitor when the capacitance is 10 μF. It is clear 
that, for this particular capacitance in this case, the waveform in (A) is similar to the 
theoretical waveform studied during the analysis of the converter and presented in 
Figure 126. However, if the capacitance is not adjusted properly, for this particular case 
where the dynamics of the capacitor CG and inductor LG and LM are neglected, the 
                                            
10
 All calculations available on Appendix H. 
11
 All but the identified values were simulated with the 2 µF capacitor in CG 
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differences between the calculated and simulated values tend to become larger as the 
waveform of the current approximates itself to the waveform in (B). 
 
 
(A) (B) 
Figure 143 - DC-AC active-clamping flyback converter – 50 kHz (A) 10 μF. (B) 2 μF. 
Source: Self-authorship 
The control-to-output voltage transfer function is validated via simulation by 
applying a step in the duty cycle and comparing the similarity of the transient responses 
given by the transfer function and the simulated circuit, as presented in Figure 144. It 
is possible to evaluate that the simplifications made regarding the current in the 
magnetizing inductance presents little impact. The small error in the output voltage 
presented is more related to the neglected dynamic of the auxiliary and output 
capacitor than the current in the magnetizing inductance. 
 
Figure 144 - DC-AC active-clamping flyback converter – 50 kHz (A) 10 μF. (B) 2 μF. 
Source: Self-authorship 
For this converter, a phase-locked loop (PLL) control algorithm has been 
developed for implementation, in case of satisfactory simulation results. The purpose 
of this algorithm is to adjust the phase of the output generated by the converter with 
the phase of the grid, which is required for grid-tied converters. Although the design of 
this PLL has not been studied in depth in this work, the results of this simulation is 
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presented in Figure 145 for the converter switched at 50 kHz, where the phase of the 
converter is initially dislocated 120 degrees from the grid. 
 
Figure 145 - DC-AC active-clamping flyback converter's linearized output voltage with PLL 50 
kHz.  
Source: Self-authorship 
Figure 146 presents the converter switched at 100 kHz, adjusting its phase to 
the grid, which is initially dislocated 120 degrees. 
 
Figure 146 - DC-AC active-clamping flyback converter's linearized output voltage with PLL 
100 kHz. 
Source: Self-authorship 
5.5 CHOICE OF COMPONENTS AND PROTOTYPE BUILT 
Based on the calculations and simulation results, this section highlights the 
main requirements adopted to choose the components for the prototype. It also 
presents the requirements adopted to build the flyback inductor and the winding 
procedure adopted. 
Whereas the converter was initially intended for 100 kHz operation, the 
parameters presented are loyal to its original purpose. Therefore, the 50 kHz currents 
and voltages are not present in this section.  
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5.5.1 SWITCHES AND DIODES 
The first requirement observed to choose the switches were the maximum 
voltages and currents during steady-state operation. Table 18 displays the main 
parameters for the choice of the switches. 
Because both switches S1 and SG are submitted to similar values of voltages 
and currents, the same component is dimensioned for both switches. Similarly, due to 
the voltages and currents in SP and SN are identical, the component dimensioned for 
both is also the same. 
 
Table 18 - DC-AC active-clamping flyback converter - requirements for choice of switches. 
 Variable 100 kHz12 
Maximum Voltage 
VS1_max 149.4 V 
VSG_max 149.4 V 
VSP_max / VSN_max 359.2 V 
Peak Current 
IS1_max 43.81 A 
ISG_max 43.81 A 
ISP_max / ISN_max 18.41 A 
Average / RMS Current 
IS1 / IS1_RMS 7.143 A / 17.723 A 
ISG / ISG_RMS 0 A / 12.447 A 
ISP / ISP_RMS 1.772 A / 4.009 A 
Source: Self-authorship 
Based on the values of Table 18, the MOSFET chosen for this application was 
the IRFP4668PBF. As the maximum voltage rated for switch is 200 V, it can only used 
as S1 and SG. An estimative of switching and conduction losses for this MOSFET is 
presented in Appendix I. Table 19 presents the main characteristics of this switch. In 
this case, the low RDS (on) was a factor of major importance. 
 
                                            
12
 All calculations available on Appendix G. 
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Table 19 - MOSFET IRPF4668PBF main characteristics. 
 Variable Datasheet Value 
Maximum Voltage VDSS 200 V 
On Resistance 
RDS (on) typ. 8 mΩ 
RDS (on) max. 9.7 mΩ 
Drain Current ID 130 A 
Maximum Power Dissipation PD 520 W 
Source: Self-authorship 
In the secondary windings, because of the turns ratio of the flyback inductor, 
the maximum voltage on the switches is higher than the voltage on the switches in the 
primary winding. Considering that the IGBTs used in the previous converter presented 
a satisfactory efficiency and overall behavior, the same switch (IKW40N65F5) was 
used as SP and SN. Table 10 displays the main characteristics of this IGBT. However, 
in the initial tests, the RCD clamps in the diodes and switches degraded the 
performance levels. In order to raise the clamped voltage, new switches were 
necessary. From this point onwards, the IGBT used in this application was the 
IHW20N120R3. Table 20 presents the main characteristics of this IGBT. The 
estimative of switching and conduction losses are presented in Appendix I. 
 
Table 20 – IGBT IHW20N120R3 main characteristics. 
 Variable Datasheet Value 
Maximum Voltage VCE 1200 V 
DC Collector Current 
IC = 25oC 40 A 
IC = 100oC 20 A 
Pulsed Collector Current ICpuls 60 A 
Threshold Voltage VTH 5.8 V 
Source: Self-authorship 
The process of choosing the diodes was the same as the switches. Although, 
for the diodes it was considered important the use of a high-frequency operation diode. 
Table 21 presents the main parameters used for the choice of the diodes. 
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Table 21 - DC-AC active-clamping flyback converter - requirements for choice of diodes. 
 Variable 100 kHz13 
Maximum Voltage VDP_max 484.76 V 
Peak Current IDP_max 18.41 A 
Average / RMS Current ISP / ISP_RMS 1.772 A / 4.009 A 
Source: Self-authorship 
Based on these results, the silicon carbide schottky diode C3D06060A was 
chosen for this application. Table 22 presents the main characteristics of this diode. 
 
Table 22 – Diode C3D06060A main characteristics. 
 Variable Datasheet Value 
Repetitive Peak Reverse Voltage VRRM 600 V 
Surge Peak Reverse Voltage VRSM 600 V 
DC Blocking Voltage VDC 600 V 
Continuous Forward Current 
IF (TC=25oC) 19 A 
IF (TC=135oC) 9 A 
Repetitive Peak Forward Surge Content 
IFRM (TC=25oC) 30 A 
IFRM (TC=135oC) 20 A 
Power Dissipation 
Ptot (TC=25oC) 88 W 
Ptot (TC=110oC) 38 W 
Forward Voltage 
VF (Tj=25oC) Max. 1.7 V 
VF (Tj=175oC) Max. 2.4 V 
Source: Self-authorship 
 
5.5.2 OUTPUT FILTER CAPACITORS 
The output filter capacitors chosen for this application were generic 
polypropylene capacitors of 2.2 μF / 250 V. The main reason for the choice of these 
capacitors were availability, ease of assembly and reliability.  
 
 
                                            
13
 All calculations available on Appendix G. 
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5.5.3 MAGNETICS 
Table 23 presents the requirements for the construction of the flyback 
inductors for each switching frequency. Although the converter is the same, the flyback 
inductors and auxiliary switching inductances need to be replaced in accordance to the 
switching frequency. 
 
Table 23 - DC-AC active-clamping flyback converter – requirements of the flyback inductors. 
 Variable 100 kHz14 50 kHz15 
AC Inductance LM 26.062 µH 22.219 µH 
Max. Current (Primary Winding) IL2 43.81 A 47.619 A 
Max. Current (Secondary Winding) IDP_max 18.41 A 18.73 A 
AC Primary Winding RMS Current IS1_RMS 17.723 A 18.176 A 
AC Secondary Winding RMS Current IDP_RMS 4.009 A 4.05 A 
Current Ripple ΔILM 6.69 A 11.15 A 
Turns Ratio n 4.276  4.276 
Switching Frequency fs 100 kHz 50 kHz 
Source: Self-authorship 
In order to decrease the leakage inductance of the flyback inductor, it was used 
in these inductors the litz wire, which is intended to reduce the skin and proximity 
effects. The whole design of the 100 kHz inductor is presented in Appendix J and the 
50 kHz in Appendix K.  
The winding technique adopted is the same as presented in Figure 61. 
However, because these coupled inductors have two separate secondary windings, 
the resultant cross-section of these inductors is more similar to the drawing presented 
in Figure 147, where half of each winding is wound in sequence.  
                                            
14
 Design presented in Appendix J. 
15
 Design presented in Appendix K. 
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Figure 147 – DC-AC active-clamping flyback converter – inductor winding technique. 
Source: Self-authorship 
The requirements for the construction of the auxiliary switching inductor are 
presented in Table 24. 
 
Table 24 - DC-AC active-clamping flyback converter – requirements of the 
auxiliary inductors. 
 Variable 100 kHz16 50 kHz17 
AC Inductance LG 2 µH 4 µH 
Max. Current IL2 43.81 A 47.619 A 
Min. Current -IL2 - 43.81 A - 47.619 A 
RMS Current ILG_RMS 20.452 A 21.497 A 
Current Ripple ΔILG 85.62 A 95.238 A 
Max. Voltage VLG_max 112 V 112 V 
Source: Self-authorship 
The design of the 100 kHz inductor is presented in Appendix L and the 50 kHz 
is presented in Appendix M. Both these auxiliary inductors were wound with litz wire. 
 
5.5.4 AUXILIARY SWITCHING CAPACITOR 
The parameters used to choose the auxiliary switching capacitance are 
presented in Table 25.  
                                            
16
 Design presented in Appendix L. 
17
 Design presented in Appendix M. 
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Table 25 - DC-AC active-clamping flyback converter – 
requirements of the auxiliary switching capacitor. 
 Variable 100 kHz 
Capacitance CG 2 µF 
Max. Current IL2 43.81 A 
Min. Current -IL2 - 43.81 A 
RMS Current ICG_RMS 12.447 A 
Max. Voltage VCG_max 149.4 V 
Source: Self-authorship 
The capacitor chose was the generic polypropylene 4µ7 F / 250 V. The PCB 
was designed to use two capacitors in parallel to ease any modification, if necessary. 
Therefore, the equivalent capacitance utilized was of 2µ3 F. 
 
5.5.5 CLAMP CIRCUIT 
To reduce the effects of hard-switching in the secondary windings of the 
flyback inductors, it is employed a single RCD clamp circuit to clamp the voltage over 
the diode and the switch. This circuit is presented in Figure 148. Considering that the 
maximum voltages and currents are the same for DP/DN and SP/SN, the circuit is also 
the same. 
 
Figure 148 – DC-AC active-clamping flyback converter – RCD clamp circuit. 
Source: Self-authorship 
Similar to the converter presented in Chapter 3 the RCD clamp resistance was 
adjusted throughout the initial tests. Better efficiency levels were observed using two 
5W 56 kΩ in series, which is coincidentally the same equivalent resistance of the clamp 
circuit adjusted for the converter presented in Chapter 3. The same capacitor of 1 μF / 
400 V was used as well. On the other hand, the diodes did not have to support as 
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much current as the MUR460 of the other circuit. In this case, the diodes used were 
the MUR1100, whose average rectified current is 1 A, the maximum instantaneous 
forward voltage is 1.75V @ 25o C and the maximum dc blocking voltage is 1000 V. 
 
5.5.6 PROTOTYPE 
Figure 149 presents a picture of the prototype built under the specifications 
presented in the previous sections of this chapter. 
The test setup comprises the following equipment: 
- Texas Instruments TMS320F28335 DSP: Used to generate the command 
pulses and AD converter; 
- Tektronix DPO754C oscilloscope: all waveforms presented. 
- Yokogawa WT500 power meter: efficiency measurements. 
 
Figure 149 - DC-AC active-clamping flyback converter – prototype. 
Source: Self-authorship 
5.6 EXPERIMENTAL RESULTS 
This section presents the experimental results of the converter operating in 
two different switching frequencies. Different capacitors were used between the drain 
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and source of the switches S1 and SG, leading to different efficiency levels, which are 
further added at the efficiency tests section. 
The results presented in this section show the converter operating only with 
the PLL algorithm because the difference in terms of efficiency with or without the 
algorithm was minimal.   
 
5.6.1 100 kHz – LINEARIZED OUTPUT 
The output voltage of the converter presented visible harmonic distortion 
operating with a switching frequency of 100 kHz as presented in Figure 150. 
Throughout the experiments, it has been proven that this harmonic distortion is not 
primarily a product of the converter trying to follow a distorted grid voltage as reference, 
even though it has its contribution. The value of the output voltage in Figure 150 is the 
rated 127VRMS of the converter. 
 
Figure 150 - DC-AC active-clamping flyback converter - PLL output voltage  
Source: Self-authorship 
As expected, output voltage and current are in phase, as Figure 151 presents. 
In this acquisition, the RMS value of the voltage is 127V and the RMS current is 4.1 A. 
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Figure 151 - DC-AC active-clamping flyback converter - 100 kHz output current and voltage. 
Source: Self-authorship 
The converter is then submitted to several analyses of total harmonic 
distortion, which results are presented in Figure 152. 
 
   
(A) (B) (C) 
  
(D) (E) 
Figure 152 - DC-AC active-clamping flyback converter THD 100 kHz. (A) Non-linearized. (B) 
Linearized. (C) Linearized with PLL. (D) Linearized with input capacitors. (E) Linearized with 
PLL and input capacitors. 
Source: Self-authorship 
In Figure 152 (A), is presented the THD analysis for the converter operating 
without its linearization. As expected from the comparison of Figure 141 and Figure 
142, the THD is higher with the converter operating with the linearized function, as (B) 
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shows, although the efficiency increases. Another factor that can take the harmonic 
distortion to even higher levels is the PLL algorithm, as Figure 152 (C) shows. A 
speculative test was made with a capacitor bank composed of four capacitors of 470 
μF in parallel connected in parallel with the input of the converter to filter a possible 
voltage distortion caused by the high-frequency switched power supply. The results 
were significantly improved with the linearization of the duty cycle (Figure 152 (D)) and 
presented notable reduction in the current and voltage distortion once linearized and 
operating with the same PLL algorithm.  
The ZVS operation of the converter in both switches were then verified. Figure 
153 presents the gate-to-source voltage (VGS) and the equivalent drain-to-source 
voltage (VDS) in S1 when the output voltage is maximum at 2piα =  . The maximum 
voltage on S1 in this acquisition is 193 V. 
 
Figure 153 - DC-AC active-clamping flyback converter - 100 kHz switch S1. 
Source: Self-authorship 
Figure 154 shows that, when the output voltage is at 164 V, ZVS is achieved 
in S1. The deadtime in this acquisition is 300 ns, but experiments were performed 
varying it from 90 ns to 1 µs and ZVS was still achieved when the output voltage is at 
its peak in rated output power. 
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Figure 154 - DC-AC active-clamping flyback converter - 100 kHz S1 ZVS for V0=164 V. 
Source: Self-authorship 
However, as the output voltage decreases and the deadtime is maintained the 
same from 0α =  to 2α pi= , the switching becomes dissipative. Overall, for rated output 
power, from 0 V to 40 V or -40 V, the switching is dissipative for a switching frequency 
of 100 kHz and deadtime of 300 ns. Figure 155 presents the dissipative switching of 
S1. 
 
Figure 155 - DC-AC active-clamping flyback converter - 100 kHz S1 dissipative switching  for 
V0=40 V. 
Source: Self-authorship 
Figure 156 presents the gate-to-source voltage (VGS) and equivalent drain-to-
source voltage (VDS) in SG, when the output voltage is maximum at 2piα =  . The 
maximum voltage on S1 in this acquisition is 192 V. 
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Figure 156 - DC-AC active-clamping flyback converter - 100 kHz switch SG. 
Source: Self-authorship 
As the PWM pulses of SG are complementary to S1, the deadtime in SG is the 
same of S1. Figure 157 presents the soft switching of SG when the output voltage is 
close to its maximum.  
 
Figure 157 - DC-AC active-clamping flyback converter - 100 kHz SG ZVS for V0=164 V. 
Source: Self-authorship 
It is interesting to notice that, under the same circumstances that caused S1 
to lose soft switching, SG remains in ZVS. Figure 158 shows the voltage on SG and its 
command pulse when the output voltage is at -6 V. 
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Figure 158 - DC-AC active-clamping flyback converter - 100 kHz SG ZVS for V0=-6 V. 
Source: Self-authorship 
In the secondary winding of the flyback inductor, the voltage on the diodes DP 
and DN switches SP and SN is clamped around 400 V. As commented in section 5.5.1, 
the switches had to be resized to cope with the higher voltage when the output voltage 
is maximum. In Figure 159, the voltage on SP is presented, as well as its gate-to-
source voltage and how the clamp voltage behaves as the output voltage alternates. 
 
Figure 159 - DC-AC active-clamping flyback converter - 100 kHz SP clamp voltage. 
Source: Self-authorship 
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5.6.2 50 kHz - LINEARIZED OUTPUT 
Once, the results of the converter operating at a switching frequency of 100 
kHz did not present the results expected in terms of efficiency and harmonic distortion, 
the possibility of replacing the auxiliary switching inductor and flyback inductor was 
considered. The results presented for the 100 kHz operation were already acquired 
from the second prototype built, where significant improvements on the efficiency were 
observed, although the same was not observed in the output waveforms. It is worth 
mentioning that the intent of replacing the magnetics was to turn possible the 
verification of any effect caused by parasitic inductances, which could be one of the 
causes of the distorted output waveforms. Considering that the waveform distortion 
has been observed in both converters built and that the same magnetics were used for 
testing, it was worth checking a possible variation of the issue, as well as inquiring on 
the effects caused by the switching frequency. 
The result of the output current and voltage in phase with the grid reference 
voltage, operating in the switching frequency of 50 kHz, is presented in Figure 160 for 
rated output power. It is noticeable that, even though the harmonic distortion is still 
present in the output of the converter, the 50 kHz switching frequency presented 
reduced lower frequency harmonics, in this case. 
Figure 160 - DC-AC active-clamping flyback converter - 50 kHz PLL output current and 
voltage. 
Source: Self-authorship 
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To draw a comparison with the tests made with the operation at 100 kHz, the 
converter was then submitted to several THD tests, which results are presented in 
Figure 161. 
   
(A) (B) (C) 
 
 
 
(D) (E) (F) 
Figure 161 - DC-AC active-clamping flyback converter THD 50 kHz. (A) Non-linearized. (B) 
Linearized. (C) Linearized with PLL. (D) Non-linearized with input capacitors. (E) Linearized 
with input capacitors. (F) Linearized with PLL and input capacitors. 
Source: Self-authorship 
In Figure 161 (A), the THD of the converter is presented for a non-linearized 
duty cycle operation; whereas in (B) it is possible to verify that, in this case, the 
linearization has added some harmonic distortion, as the results increased 2.51 %. As 
expected, in (C) the PLL adds even more distortion, as for this situation the converter 
has to not only follow a sinusoidal reference, deforming the duty cycle as a function of 
the voltage conversion ratio, but also to keep the generated output in the phase with 
the grid. Considering that the improvements observed were not as significant as 
expected from the 100 kHz operation, the same tests were performed with the input 
capacitors. As a result, the THD of the previous three experiments performed were 
improved; as presented in Figure 161 (D) for the non-linearized operation with the input 
capacitor; in (E) for the linearized with input capacitor; and finally in (D) for the 
linearized duty cycle operating with PLL and the input capacitors. 
Figure 162 shows the waveforms of the input and output voltages that 
presented the best THD result, namely the test performed with the input capacitors 
with the converter operating with linearized duty cycle.   
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Figure 162 - DC-AC active-clamping flyback converter – input and output voltage – 50 kHz 
linearized with input capacitor. 
Source: Self-authorship 
The drain-to-source voltage (VDS) and gate-to-source voltage (VGS) on the 
main switch S1, for rated output power is presented in Figure 163. For the 50 kHz 
switching frequency, the deadtime of the converter was reduced to 200 ns, as better 
efficiency result were observed. 
 
Figure 163 - DC-AC active-clamping flyback converter - 50 kHz Switch S1 VGS and VDS. 
Source: Self-authorship 
In Figure 164, ZVS is presented in switch S1 when 2piα = . The maximum 
voltage on S1 did not change with the switching frequency modified, which means that 
for rated output power the maximum voltage on S1 is 193 V. 
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Figure 164 - DC-AC active-clamping flyback converter - 50 kHz ZVS on switch S1.  
Source: Self-authorship 
The drain-to-source (VDS) and gate-to-source (VGS) voltages on SG are 
presented in Figure 165 for rated output power. The maximum voltage, just as in S1, 
remains the same on 192 V for rated output power. 
 
Figure 165 - DC-AC active-clamping flyback converter - 50 kHz switch SG VGS and VDS. 
Source: Self-authorship 
ZVS is achieved in SG for rated output power, as presented in Figure 166.  
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Figure 166 - DC-AC active-clamping flyback converter - 50 kHz switch SG VGS and VDS. 
Source: Self-authorship 
In Figure 170, is possible to identify the variation of the output current 
corresponding to the complementary switching of SP and SN. 
 
Figure 167 - DC-AC active-clamping flyback converter - 50 kHz switch SP and SN. 
Source: Self-authorship 
5.6.3 EFFICIENCY TESTS 
As the tests progressed, efficiency tests were performed indicating that better 
results are obtained with an additional capacitor connected in parallel with switches S1 
and SG. The capacitance used for these tests were 1 nF, 5.6 nF and 10 nF and with 
no capacitor at all. Within the power range that the converter was originally designed, 
the results of the operation with the capacitor of 10 nF did not present any improvement 
from the 1 nF and 5.6 nF capacitors for both switching frequencies. It is interesting to 
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notice that without any parallel capacitance, the efficiency of the converter does not 
present any sign of improvement as well. Figure 168 presents the results of the 
converter operating with switching frequency of 100 kHz, where η1 presents the 
efficiency curve with a parallel capacitor of 5.6 nF and η2 with a 1 nF capacitor. 
It is noteworthy that, for the converter designed, depending on the power range 
in which the converter will operate longer, different capacitors can provide better 
overall efficiency. However, regardless of the capacitor used in parallel with S1 and SG, 
the converter reaches its maximum efficiency operating at 300 W. For rated output 
power, the best efficiency result achieved was 90.4% with the 5.6 nF capacitor in 
parallel with S1 and SG.  
 
Figure 168 - DC-AC active-clamping flyback converter - 100 kHz efficiency results (η1=5.6 nF 
/ η2=1 nF). 
Source: Self-authorship 
Figure 169 presents a comparison of the efficiency curve obtained using the 
5.6 nF capacitor with the calculated efficiency curve, calculated as presented in 
Appendix I. Based on this comparison, new inductors were designed for operation at 
50 kHz, as previously explained. 
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Figure 169 - DC-AC active-clamping flyback converter - 100 kHz efficiency results (η2=5.6 nF 
/ η3=calculated efficiency).  
Source: Self-authorship 
Once the flyback inductor and the auxiliary switching inductor were replaced, 
the same efficiency tests were performed with the same capacitors in parallel with S1 
and SG. Figure 170 shows the efficiency results of the converter operating a switching 
frequency of 50 kHz.  
 
Figure 170 - DC-AC active-clamping flyback converter - 50 kHz efficiency results (η1=5.6 nF / 
η2=1 nF).  
Source: Self-authorship 
The improvements in the results from the 100 kHz to 50 kHz are considerable. 
For every point of the curve, the 50 kHz operation presented better results, due to the 
reduction of the switching losses. However, for this operation, the best results were 
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obtained for an output power of 250 W, where the curve reached the highest point of 
92.6%. For rated output power, the best result achieved was 91.48%, as Figure 171 
depicts. All tests were performed with resistive loads. 
 
Figure 171 - DC-AC active-clamping flyback converter - 50 kHz efficiency for rated output 
power 
Source: Self-authorship 
5.7 CONCLUSION 
This chapter presented the validation of the mathematical models studied in 
Chapter 4 by means of numeric simulation and experimentation. The simulation results 
show that the simplifications made while modeling the converter, offer a good starting 
point for choice of components and prototyping. Although the energy transfer involving 
the capacitor CG to the output of the converter was neglected during the modeling, the 
experimental results did not present any implications that could invalidate the analyses 
or the prototype. 
Initially, the idea of this converter was to evidence that soft switching 
techniques can reduce the issue caused by the voltage surges in the primary windings 
of the flyback inductor and, as a result, the converter would reach higher efficiency 
levels, all of whom were observed in the experimental results shown. As presented in 
Figure 171 the higher efficiency level obtained for rated output power was 91.42 %. It 
is also interesting to see that better efficiency levels and total harmonic distortion were 
obtained in the converter operating with switching frequency of 50 kHz. It is understood 
that the efficiency has improved as much as observed, due to the reduction of the 
switching losses by means of the change in the switching frequency (from 100 kHz to 
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50 kHz). In this case, the change of magnetics offered little or no influence, as the 
winding procedure and wire used were the same, and the values of both magnetizing 
and leakage inductances were very similar. 
Still, some improvements can be considered in the future for this prototype, 
such as the substitution of the IGBT switches used as SP and SN, which would require 
an adjustment on the resistor of the RCD clamp, presented on the circuit of Figure 148. 
As the IGBT switches used in this prototype are suited for 1200 V applications and the 
maximum voltage registered was of 716 V (Figure 157), it is possible that other 
switches could improve the overall efficiency.  
The clamp circuit was designed to accommodate both switch and diode in the 
same circuit. This decision was made based on preliminary tests performed with the 
first prototype assembled for this application, where the initial intent was to clamp only 
the voltage on the switch. As the results were not considered satisfactory, due to the 
switching losses in the RCD clamp of SP and SN, the circuit presented on Figure 148 
was designed and included in the second prototype built, which results are presented 
throughout this chapter and present a big improvement on the previous experience. 
As for THD, further investigation is needed in regard to the root cause of the 
problem. Initial studies were performed changing the switching frequency from 100 
kHz to 50 kHz and replacing the magnetic components (LG and LM). Once the results 
did not show any particular improvement related, other areas need to be carefully 
analyzed. As the power supply clearly adds a 120 Hz component to the converter, the 
input capacitor bank tend to minimize this effect as the THD results presented in this 
chapter. However, it was expected from this converter to operate below the 4 % THD 
margin and, in that aspect, one control related area was not explored hereon. The form 
of generating the linearized duty cycle to operate the PWM in this work required the 
DSP to calculate the duty cycle for every switching period. This calculation can be 
excluded by creating a lookup table that corresponds the variation of the reference to 
its equivalent duty cycle value. The benefits of this operation were not explored in this 
piece of work. 
Despite the superior efficiency, this converter operating in these two switching 
frequencies is not well suited for open-loop offline applications, due to the high 
harmonic distortion it presents at its output. On the other hand, once connected to the 
utility grid in a closed-loop configuration, this distortion tend to disappear, as the grid 
itself imposes the voltage.  
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6 GENERAL CONCLUSION 
The dc-ac converters studied hereon present an interesting solution for a 
single-stage application. The first is a single-stage high-frequency-isolated converter 
that offers an option for offline applications, considering that it presented reduced total 
harmonic distortion combined with good power efficiency. The second is also a single-
stage converter that makes use of the flyback inductor to provide galvanic isolation. In 
this second converter, the efficiency levels are a standout characteristic. 
For the dc-ac flyback converter with differential output connection, the main 
contributions of this work are the additional switching strategy studied and the new 
studies that provide the transfer functions for both switching strategies of the converter 
coupled to an output voltage source. Although the bidirectional possibility was not 
explored, the converter was tested for a nonlinear load. As for the dc-ac active-
clamping flyback converter the main contribution is a complete study of a new topology 
of the flyback inverter that employs an active-clamp circuit, improving the efficiency by 
means of soft-switching techniques. 
In the study of the dc-ac flyback converter with differential output connection, 
it is shown that the new switching strategy proposed offers improved efficiency over 
the traditional complementary switching strategy for both linear and nonlinear loads. 
However, the overvoltage caused by the leakage inductance is a limiting factor to the 
potential of the converter. As suggestions for the sequence of the studies are the 
connection with the utility grid and validation of the transfer function presented in 
sections 2.2.10 and 2.3.10. In addition, an active-clamping circuit for the switches in 
the primary winding combined with different winding techniques and/or utilization of the 
litz wire in the flyback inductors will more than likely improve the efficiency of the 
converter. 
It was verified that the overvoltage issue in the primary winding of the flyback 
inductor was minimized in the converter that operates with the active-clamp circuit in 
the dc-ac active-clamping flyback converter. This circuit, combined with the better use 
of the turns ratio of the flyback inductor allowed the converter to increase the efficiency 
levels. However, for an offline application, more time needs to be invested to verify 
whether the harmonic distortion is caused by the topology itself, the switching 
frequency or if it was a constructive issue of the prototype presented. It is worth 
mentioning that another PCB were designed and tested before the 50 kHz experiment. 
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The results were improved in terms of efficiency but not as much in terms of harmonic 
distortion. As a suggestion for future studies with this converter is the connection of the 
to the utility grid. In addition, the clamping voltage in the secondary winding of the 
flyback inductor can be reduced and better semiconductor technologies can be applied 
in order to reduce the conduction losses. It is also interesting to ascertain if the duty 
cycle previously determined by a look up table offers a benefit in reducing the total 
harmonic distortion of the converter. 
 Lastly, the author would like to say that this work gave fundamental and precious 
knowledge in power electronics and that this journey allowed enormous professional 
and personal growth.   
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APPENDIX A – CALCULATIONS FOR THE DC-AC FLYBACK 
CONVERTER WITH DIFFERENTIAL OUTPUT CONNECTION – 
COMPLEMENTARY SWITCHING STRATEGY 
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APPENDIX B – CALCULATIONS FOR THE DC-AC FLYBACK 
CONVERTER WITH DIFFERENTIAL OUTPUT CONNECTION – 
ALTERNATIVE SWITCHING STRATEGY 
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APPENDIX C – CALCULATION OF LOSSES FOR THE DC-AC 
FLYBACK CONVERTER WITH DIFFERENTIAL OUTPUT 
CONNECTION – COMPLEMENTARY SWITCHING 
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APPENDIX D – DC-AC FLYBACK CONVERTER WITH DIFFERENTIAL 
OUTPUT CONNECTION - COUPLED INDUCTOR  
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APPENDIX E – CALCULATION OF LOSSES FOR THE DC-AC 
FLYBACK CONVERTER WITH DIFFERENTIAL OUTPUT 
CONNECTION – ALTERNATIVE SWITCHING 
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APPENDIX F – DC-AC FLYBACK CONVERTER WITH DIFFERENTIAL 
OUTPUT CONNECTION – PCB LAYOUT 
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APPENDIX G – CALCULATIONS FOR THE ACTIVE-CLAMPING DC/AC 
FLYBACK CONVERTER – 100 kHz 
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APPENDIX H - CALCULATIONS FOR THE ACTIVE-CLAMPING DC/AC 
FLYBACK CONVERTER – 50 kHz 
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APPENDIX I - CALCULATION OF LOSSES FOR THE DC-AC ACTIVE-
CLAMPING FLYBACK CONVERTER – COMPLEMENTARY 
SWITCHING 100 kHz 
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APPENDIX J - DC-AC ACTIVE-CLAMPING FLYBACK CONVERTER - 
COUPLED INDUCTOR 100 kHz 
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APPENDIX K - DC-AC ACTIVE-CLAMPING FLYBACK CONVERTER - 
COUPLED INDUCTOR 50 kHz 
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APPENDIX L - DC-AC ACTIVE-CLAMPING FLYBACK CONVERTER – 
AUXILIARY SWITCHING INDUCTOR 100 kHz 
 
278 
 
 
279 
 
 
280 
 
 
 
  
281 
 
APPENDIX M - DC-AC ACTIVE-CLAMPING FLYBACK CONVERTER – 
AUXILIARY SWITCHING INDUCTOR 50 kHz 
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APPENDIX N - DC-AC ACTIVE-CLAMPING FLYBACK CONVERTER –
PCB LAYOUT 
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